A Method for Estimating the Mean-Squared Error of Distributed Arithmetic
スポンサーリンク
概要
- 論文の詳細を見る
It is important for LSI system designers to estimate computational errors when designing LSI's for numeric computations. Both for the prediction of the errors at an early stage of designing and for the choice of a proper hardware configuration to achieve a target performance, it is desirable that the errors can be estimated in terms of a minimum of parameters. This paper presents a theoretical error analysis of multiply-accumulation implemented by distributed arithmetic(DA) and proposes a new method for estimating the mean-squared error. DA is a method of implementing the multiply-accumulation that is defined as an inner product of an input vector and a fixed coefficient vector. Using a ROM which stores partial products, DA calculates the output by accumulating the partial products bit-serially. As DA uses no parallel multipliers, it needs a smaller chip area than methods using parallel multipliers. Thus DA is effectively utilized for the LSI implementation of a digital signal processing system which requires the multiply-accumulation. It has been known that, if the input data are uniformly distributed, the mean-squared error of the multiply-accumulation implemented by DA is a function of only the word lengths of the input, the output, and the ROM. The proposed method for the error estimation can calculate the mean-squared error by using the same parameters even when the input data are not uniformly distributed. The basic idea of the method is to regard the input data as a combination of uniformly distributed partial data with a different word length. Then the mean-squared error can be predicted as a weighted sum of the contribution of each partial data, where the weight is the ratio of the partial data to the total input data. Finally, the method is applied to a two-dimensional inverse discrete cosine transform(IDCT) and the practicability of the method is confirmed by computer simulations of the IDCT implemented by DA.
- 社団法人電子情報通信学会の論文
- 1994-01-25
著者
-
Takeda J
Nagoya Univ. Nagoya
-
Yoshimoto Masahiko
Mitsubishi Electric Corporation
-
Takeda Jun
Department Of Physics Division Of Material Science Nagoya University:crest Japan Science And Technol
-
Takeda Jun
Department Of Physics Faculty Of Science Nagoya University
-
Yoshimoto Masahiko
System Lsi Development Center Mitsubishi Electric Corporation
-
Takeda Jun
The Advanced Technology R&d Center Mitsubishi Electric Corporation
-
Takeda Jun
System LSI Laboratory, Mitsubishi Electric Corporation
-
Uramoto Shin-ichi
System LSI Laboratory, Mitsubishi Electric Corporation
-
Yoshimoto M
Department Of Computer Science And Systems Engineering Kobe University
-
Uramoto S
Mitsbishi Electric Corp. Itami‐shi Jpn
関連論文
- Electronic Structure of the Quasi Two-Dimensional Mott System BaCo_Ni_xS_2
- Gender-specific haplotype association of collagen α2 (XI) gene in ossification of the posterior longitudinal ligament of the spine
- An MPEG2 Video Decoder LSI with Hierarchical Control Mechanism
- Establishment of an optimized set of 406 microsatellite markers covering the whole genome for the Japanese population
- A Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder with a 162MHz Media-processor Core and Dual Motion Estimation Cores
- Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor(Special Issue on High-Performance and Low-Power Microprocessors)
- An Embedded Software Scheme for a Real-Time Single-Chip MPEG-2 Encoder System with a VLIW Media Processor Core (Special Issue on Low-Power High-Performance VLSI Processors and Technologies)
- VLSI-Oriented Motion Estimation Using a Steepest Descent Method in Mobile Video Coding(Low-Power System LSI, IP and Related Technologies)
- A Feed-Forward Dynamic Voltage Control Algorithm for Low Power MPEG4 on Multi-Regulated Voltage CPU(Low-Power System LSI, IP and Related Technologies)
- An Ultra Low Power Motion Estimation Processor for MPEG2 HDTV Resolution Video
- Transport, Magnetic and Thermal Properties of La_3Ni_2O_
- Transport Anomalies of High-T_c Oxides above Room Temperature
- Anomalous Behavior of Hall Coefficient and Thermoelectric Power of YBa_2Cu_3O_ and La_Sr_xCuO_4 above Room Temperature
- Anomalous Temperature Dependence of the Hall Coefficient in La_Sr_xCuO_4 above Room Temperature
- Comparison of Cu-Site Substitution Effects of Magnetic and Nonmagnetic Atoms on the Normal State Properties of La_Sr_yCuO_4 up to About 1000K
- Thermal Conductivity of BaCo_Ni_xS_2
- Cross-Layer Design for Low-Power Wireless Sensor Node Using Wave Clock
- Transport, Magnetic and Thermal Properties of BaCo_Ni_xS_2
- Structural Studies on the Quasi Two-Dimensional Mott System BaCo_Ni_xS_ by the X-Ray Rietveld Method
- Transport and Magnetic Studies of BaCo_ Ni_xS_2
- Photochromism and Luminescence Properties of a 2-(2,4-Dinitrobenzyl) Pyridine Dispersed in Polymer Films
- Electronic States of a Photochromic 2-(2,4-Dinitrobenzyl) Pyridine Single Crystal
- A VGA 30-fps Realtime Optical-Flow Processor Core for Moving Picture Recognition
- VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, VLSI Design Technology in the Sub-100nm Era)
- A Dependable SRAM with 7T/14T Memory Cells
- A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing
- Area Comparison between 6T and 8T SRAM Cells in Dual-V_ Scheme and DVS Scheme(Memory Design and Test,VLSI Design and CAD Algorithms)
- Area Optimization in 6T and 8T SRAM Cells Considering V_ Variation in Future Processes(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
- An Energy-Harvesting Wireless-Interface SoC for Short-Range Data Communication
- A 58-μW Single-Chip Sensor Node Processor with Communication Centric Design
- A 433-MHz Rail-to-Rail Voltage Amplifier with Carrier Sensing Function for Wireless Sensor Networks
- Counter-Based Broadcasting with Hop Count Aware Random Assessment Delay Extension for Wireless Sensor Networks
- A Sub 100mW H.264 MP@L4.1 Integer-Pel Motion Estimation Processor Core for MBAFF Encoding with Reconfigurable Ring-Connected Systolic Array and Segmentation-Free, Rectangle-Access Search-Window Buffer
- Data Transmission Scheduling Based on RTS/CTS Exchange for Periodic Data Gathering Sensor Networks(Ubiquitous Sensor Networks)
- Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks(Mobile Multimedia Communications)
- Optical Flow Detection System Using a Parallel Processor NEURO4
- A Method for Estimating the Mean-Squared Error of Distributed Arithmetic
- A Highly Parallel DSP Architecture for Image Recognition
- A 50% Power Reduction in H.264/AVC HDTV Video Decoder LSI by Dynamic Voltage Scaling in Elastic Pipeline(VLSI Architecture,VLSI Design and CAD Algorithms)
- A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture
- A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing(Novel Device Architectures and System Integration Technologies)
- A 95mW MPEG2 MP@HL Motion Estimation Processor Core for Portable High-Resolution Video Application(VLSI Architecture, VLSI Design and CAD Algorithms)
- A Low-Power Systolic Array Architecture for Block-Matching Motion Estimation(Digital, Low-Power LSI and Low-Power IP)
- A Half-Pel Precision Motion Estimation Processor for NTSC-Resolution Video (Special Issue on Multimedia, Analog and Processing LSIs)
- On the Anomalous Oxygen-Number Dependence of the Superconducting Transition Temperature of R_Pr_xBa_2Cu_3O_(R=Y and Sm) : Condensed Matter: Electronic Properties, etc.
- Service Interval Optimization with Delay Bound Guarantee for HCCA in IEEE802.11e WLANs(Network)
- Power-Minimum Frequency/Voltage Cooperative Management Method for VLSI Processor in Leakage-Dominant Technology Era(Low Power Methodology, VLSI Design and CAD Algorithms)
- Future Technological and Economic Prospects for VLSI (Special Issue on LSI Memories)
- Strong Pressure Effect on the Electrical Resistivity of BaCo_Ni_xS_2
- Thermal Expansion Coefficient of BaCo_Ni_xS_2
- A 0.3-V operating, Vth-variation-tolerant SRAM under DVS environment for memory-rich SoC in 90-nm technology era and beyond
- Electron-and Phonon-Thermal Conductivity of High-T_c Systems from the Underdoped Insulating to the Nonsuperconducting Metallic Phase
- An Architectural Study of an MPEG-2 422P@HL Encoder Chip Set(Special Section on Digital Signal Processing)
- A Chip Set for Programmable Real-Time MPEG2 MP@ML Video Encoder(Special Issue on Multimedia, Network, and DRAM LSIs)
- ULSI Realization of MPEG2 Realtime Video Encoder and Decoder : An Overview
- Japanese Orthopaedic Association Cervical Myelopathy Evaluation Questionnaire Investigation in Healthy Volunteers
- A New Luminescence under High-Density Excitation in PbI_2 Possibly Due to a Self-Trapped Excitonic Molecule
- Lifetime and Diffusion Coefficient of Free and Momentarily Localized Excitons in Red-FgI_2
- Non-Radiative Relaxation of Photochromic Fulgide
- A Low-Power Real-Time SIFT Descriptor Generation Engine for Full-HDTV Video Recognition
- VLSI Architecture of GMM Processing and Viterbi Decoder for 60,000-Word Real-Time Continuous Speech Recognition
- A Low-Power Multi Resolution Spectrum Sensing Architecture for a Wireless Sensor Network with Cognitive Radio
- Divided Static Random Access Memory for Data Aggregation in Wireless Sensor Nodes
- A Low-Power Multi-Phase Oscillator with Transfer Gate Phase Coupler Enabling Even-Numbered Phase Output
- 7T SRAM Enabling Low-Energy Instantaneous Block Copy and Its Application to Transactional Memory
- A 0.15-μm FD-SOI Substrate Bias Control SRAM with Inter-Die Variability Compensation Scheme
- A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM Using Low-Energy Disturb Mitigation Scheme
- A Process-Variation-Adaptive Network-on-Chip with Variable-Cycle Routers and Variable-Cycle Pipeline Adaptive Routing