A Low-Power Multi Resolution Spectrum Sensing Architecture for a Wireless Sensor Network with Cognitive Radio
スポンサーリンク
概要
- 論文の詳細を見る
Concomitantly with the progress of wireless communications, cognitive radio has attracted attention as a solution for depleted frequency bands. Cognitive radio is suitable for wireless sensor networks because it reduces collisions and thereby achieves energy-efficient communication. To make cognitive radio practical, we propose a low-power multi-resolution spectrum sensing (MRSS) architecture that has flexibility in sensing frequency bands. The conventional MRSS scheme consumes much power and can be adapted only slightly to process scaling because it comprises analog circuits. In contrast, the proposed architecture carries out signal processing in a digital domain and can detect occupied frequency bands at multiple resolutions and with low power. Our digital MRSS module can be implemented in 180-nm and 65-nm CMOS processes using Verilog-HDL. We confirmed that the processes respectively dissipate 9.97mW and 3.45mW.
- 2011-11-01
著者
-
Yoshimoto Masahiko
Mitsubishi Electric Corporation
-
Kawaguchi Hiroshi
Kobe Univ. Kobe‐shi Jpn
-
Kawaguchi Hiroshi
Department Of Computer Science And Systems Engineering Kobe University
-
Yoshimoto Masahiko
Department Of Computer Science And Systems Engineering Kobe University
-
Yoshimoto Masahiko
System Lsi Development Center Mitsubishi Electric Corporation
-
Lee Hyeokjong
Department Of Computer Science And Systems Engineering Kobe University
-
Izumi Shintaro
Department Of Computer Science And Systems Engineering Kobe University
-
Yoshimoto M
Department Of Computer Science And Systems Engineering Kobe University
-
Tsuruda Koh
Department Of Computer Science And Systems Engineering Kobe University
-
Konishi Toshihiro
Department Of Computer Science And Systems Engineering Kobe University
-
Takeuchi Takashi
Department Of Computer Science And Systems Engineering Kobe University
-
Takeuchi Takashi
Department Of Chemical Engineering Science Yokohama National University
-
Kawaguchi Hiroshi
Department Of Applied Chemistry Faculty Of Engineering Utsunomiya University
-
Konishi Toshihiro
Department Of Computer And Systems Engineering Kobe University
-
Tsuruda Koh
Department Of Computer And Systems Engineering Kobe University
-
Lee Hyeokjong
Department Of Computer And Systems Engineering Kobe University
-
Yoshimoto Masahiko
Department of Computer and Systems Engineering, Kobe University
関連論文
- Conversion from Total Cavopulmonary Shunt to Fontan Circulation : Improved Cyanosis with an 11-Year Interval
- Liposomalization of Lactoferrin Enhanced It's Anti-inflammatory Effects via Oral Administration(Biopharmacy)
- A Sero-Survey of Subtype H3 Influenza A Virus Infection in Dogs and Cats in Japan
- An MPEG2 Video Decoder LSI with Hierarchical Control Mechanism
- A Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder with a 162MHz Media-processor Core and Dual Motion Estimation Cores
- Visual Evoked Potentials from Scalp in Dogs
- Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor(Special Issue on High-Performance and Low-Power Microprocessors)
- An Embedded Software Scheme for a Real-Time Single-Chip MPEG-2 Encoder System with a VLIW Media Processor Core (Special Issue on Low-Power High-Performance VLSI Processors and Technologies)
- VLSI-Oriented Motion Estimation Using a Steepest Descent Method in Mobile Video Coding(Low-Power System LSI, IP and Related Technologies)
- A Feed-Forward Dynamic Voltage Control Algorithm for Low Power MPEG4 on Multi-Regulated Voltage CPU(Low-Power System LSI, IP and Related Technologies)
- An Ultra Low Power Motion Estimation Processor for MPEG2 HDTV Resolution Video
- Cross-Layer Design for Low-Power Wireless Sensor Node Using Wave Clock
- Nonempirical Design of Rapid Thermal Processing System : Instrumentation, Measurement, and Fabrication Technology
- Primary Malignant Peripheral Nerve Sheath Tumor with Eosinophilic Cytoplasmic Globules Arising from the Greater Omentum in a Dog
- A VGA 30-fps Realtime Optical-Flow Processor Core for Moving Picture Recognition
- VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, VLSI Design Technology in the Sub-100nm Era)
- A Dependable SRAM with 7T/14T Memory Cells
- A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing
- Area Comparison between 6T and 8T SRAM Cells in Dual-V_ Scheme and DVS Scheme(Memory Design and Test,VLSI Design and CAD Algorithms)
- Area Optimization in 6T and 8T SRAM Cells Considering V_ Variation in Future Processes(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
- An Energy-Harvesting Wireless-Interface SoC for Short-Range Data Communication
- Serum levels of neutrophil activation cytokines in Kawasaki disease
- Influence of Chemical Composition of CoFeB on Tunneling Magnetoresistance and Microstructure in Polycrystalline CoFeB/MgO/CoFeB Magnetic Tunnel Junctions
- A 58-μW Single-Chip Sensor Node Processor with Communication Centric Design
- A power-variation model for sensor node and the impact against life time of wireless sensor networks
- A 433-MHz Rail-to-Rail Voltage Amplifier with Carrier Sensing Function for Wireless Sensor Networks
- Counter-Based Broadcasting with Hop Count Aware Random Assessment Delay Extension for Wireless Sensor Networks
- A Sub 100mW H.264 MP@L4.1 Integer-Pel Motion Estimation Processor Core for MBAFF Encoding with Reconfigurable Ring-Connected Systolic Array and Segmentation-Free, Rectangle-Access Search-Window Buffer
- Data Transmission Scheduling Based on RTS/CTS Exchange for Periodic Data Gathering Sensor Networks(Ubiquitous Sensor Networks)
- Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks(Mobile Multimedia Communications)
- A Method for Estimating the Mean-Squared Error of Distributed Arithmetic
- Expression and phosphorylation of TOPK during spermatogenesis
- A Highly Parallel DSP Architecture for Image Recognition
- Decarbonation and Pore Structural Change of Ca-Solid Reactant for CaO/CO_2 Chemical Heat Pump
- Air Flow in Square Quartz Plate Spin Cleaner
- Flatness Deterioration of Silicon Epitaxial Film Formed in a Horizontal Single-Wafer Epitaxial Reactor II
- A 50% Power Reduction in H.264/AVC HDTV Video Decoder LSI by Dynamic Voltage Scaling in Elastic Pipeline(VLSI Architecture,VLSI Design and CAD Algorithms)
- A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture
- A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing(Novel Device Architectures and System Integration Technologies)
- A 95mW MPEG2 MP@HL Motion Estimation Processor Core for Portable High-Resolution Video Application(VLSI Architecture, VLSI Design and CAD Algorithms)
- A Low-Power Systolic Array Architecture for Block-Matching Motion Estimation(Digital, Low-Power LSI and Low-Power IP)
- A Half-Pel Precision Motion Estimation Processor for NTSC-Resolution Video (Special Issue on Multimedia, Analog and Processing LSIs)
- Service Interval Optimization with Delay Bound Guarantee for HCCA in IEEE802.11e WLANs(Network)
- A New Scheduler to Guarantee Delay Bound with Bandwidth Optimization for HCCA in IEEE 802.11e WLANs(QoS及びトラヒック管理(2),ユビキタスネットワーク,モバイルネットワーク及び一般)
- Power-Minimum Frequency/Voltage Cooperative Management Method for VLSI Processor in Leakage-Dominant Technology Era(Low Power Methodology, VLSI Design and CAD Algorithms)
- Future Technological and Economic Prospects for VLSI (Special Issue on LSI Memories)
- Studies on Protein and Lipid Components of Serum and Residual Yolk in Chick Embryos
- A Comparison of Visual Evoked Potentials Leading from Different Electrode Placements in Guinea Pigs
- 頭皮上からの導出によるモルモットの視覚誘発電位〔英文〕
- Electrophoretic Technique Using Cellulose Acetate Membrane Isoelectric Focusing
- Low-Power Low-Leakage FPGA Design Using Zigzag Power Gating, Dual-V_/V_ and Micro-V_-Hopping (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines(Physical Design,VLSI Design and CAD Algorithms)
- Trends of On-Chip Interconnects in Deep Sub-Micron VLSI (Interconnect Technique, VLSI Design Technology in the Sub-100nm Era)
- Transducer Matching in Ultrasonic Traveling Wave Interferometric Network Method : Acoustical Measurements and Instrumentation
- A 0.3-V operating, Vth-variation-tolerant SRAM under DVS environment for memory-rich SoC in 90-nm technology era and beyond
- Neoplasms in three patients following Kawasaki disease
- An Architectural Study of an MPEG-2 422P@HL Encoder Chip Set(Special Section on Digital Signal Processing)
- A Chip Set for Programmable Real-Time MPEG2 MP@ML Video Encoder(Special Issue on Multimedia, Network, and DRAM LSIs)
- ULSI Realization of MPEG2 Realtime Video Encoder and Decoder : An Overview
- SEARCH FOR THE PHYSIOLOGICAL FUNCTION OF THE CONCENTRATION-SENSITIVE Na^+ CHANNEL (Na_c)(Taxonomy and Systematics,Abstracts of papers presented at the 76^ Annual Meeting of the Zoological Society of Japan)
- Fluorescence Histochemical Demonstration of Adrenergic Nerve Fibers in the Hip Joint Capsule
- Low-Power High-Speed Reduced-Clock-Swing Flip-Flops Based on Contention Reduction Techniques
- Room Temperature Halogenation of Polyimide Film Surface using Chlorine Trifluoride Gas
- 難治性川崎病におけるT細胞活性化マーカーの上昇
- Lectin Histochemistry for Sugars on the Mucosal Surface of the Uterus in Pregnant Mice
- A Low-Power Real-Time SIFT Descriptor Generation Engine for Full-HDTV Video Recognition
- VLSI Architecture of GMM Processing and Viterbi Decoder for 60,000-Word Real-Time Continuous Speech Recognition
- Silicon Carbide Etching Using Chlorine Trifluoride Gas
- 0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its Testing Scheme (System LSI Design Methodology Vol.5)
- A Low-Power Multi Resolution Spectrum Sensing Architecture for a Wireless Sensor Network with Cognitive Radio
- Divided Static Random Access Memory for Data Aggregation in Wireless Sensor Nodes
- A Low-Power Multi-Phase Oscillator with Transfer Gate Phase Coupler Enabling Even-Numbered Phase Output
- 7T SRAM Enabling Low-Energy Instantaneous Block Copy and Its Application to Transactional Memory
- P21 and Notch Signalings in the Persistently Altered Vagina Induced by Neonatal Diethylstilbestrol Exposure in Mice
- Crystallization of Amorphous CoFeB Ferromagnetic Layers in CoFeB/MgO/CoFeB Magnetic Tunnel Junctions
- Multiple-Bit-Upset and Single-Bit-Upset Resilient 8T SRAM Bitcell Layout with Divided Wordline Structure
- A 0.15-µm FD-SOI Substrate Bias Control SRAM with Inter-Die Variability Compensation Scheme
- Sugar Expressions on the Vaginal Epithelium in Pregnant Mice
- Persorption of IgG-Fc-Coated Particulates from Intestinal Lumen into Portal Blood via Villous Columnar Epithelial Cells in Rat Small Intestine
- A 0.15-μm FD-SOI Substrate Bias Control SRAM with Inter-Die Variability Compensation Scheme
- A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM Using Low-Energy Disturb Mitigation Scheme
- A Process-Variation-Adaptive Network-on-Chip with Variable-Cycle Routers and Variable-Cycle Pipeline Adaptive Routing
- A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells
- The Pathogenicity and Host Immune Response Associated with H5N1 Highly Pathogenic Avian Influenza Virus in Quail
- Differential Expressions of Toll-Like Receptor Genes in the Vagina of Pregnant Mice
- A Practical Design Method for a Rapid Thermal Processing System
- Water Motion in a Water Curtain Head for Cleaning a Large Glass Plate
- Immunohistochemical Detection of Toll-Like Receptor-2, -4 and -9 in Exocrine Glands Associated with Rat Alimentary Tract
- A Sub-100mW Dual-Core HOG Accelerator VLSI for Parallel Feature Extraction Processing for HDTV Resolution Video
- A 168-mW 2.4×-Real-Time 60-kWord Continuous Speech Recognition Processor VLSI
- An Opampless Second-Order MASH ΔΣ ADC with Using Gated Ring Oscillator Time-to-Digital Converter
- Multiple-Cell-Upset Tolerant 6T SRAM Using NMOS-Centered Cell Layout
- A Second-Order All-Digital TDC with Low-Jitter Frequency Shift Oscillators and Dynamic Flipflops
- Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process
- A 54-mw 3×-real-time 60-kword continuous speech recognition processor VLSI
- Multiple-Bit-Upset and Single-Bit-Upset Resilient 8T SRAM Bitcell Layout with Divided Wordline Structure
- Soft-Error Resilient and Margin-Enhanced N-P Reversed 6T SRAM Bitcell
- A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells
- A Sub-100mW Dual-Core HOG Accelerator VLSI for Parallel Feature Extraction Processing for HDTV Resolution Video
- A 168-mW 2.4×-Real-Time 60-k Word Continuous Speech Recognition Processor VLSI