Oxynitride Pad LOCOS (ON-LOCOS) Isolation Technology for Gigabit DRAMs

スポンサーリンク

概要

論文の詳細を見る
1995-08-21

著者

関連論文

Sb Multiple Ion Implanted Channel for Low V_, Deep Submicron SOI-pMOSFETs
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Vth Rolloff Free Sub 0.1μm SOI MOSFETs Using Counter Doping into a Uniformly and Heavily Doped Channel Region
Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Sub-100-nm Device Fabrication using Proximity X-Ray Lithography at Five Levels
Fabrication and Delay Time Analysis of Deep Submicron CMOS Devices
Ti Salicide Process for Subquarter-Micron CMOS Devices (Special Issue on Quarter Micron Si Device and Process Technologies)
Wafer Cleaning with Photoexcited Chlorine and Thermal Treatment for High-Quality silicon Epitaxy : Beam Induced Physics and Chemistry
A Reliable 1T1C FeRAM Using a Thermal History Tracking 2T2C Dual Reference Level Technique for a Smart Card Application Chip(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
Electrical Properties of SiN/HfO_2/SiON Gate Stacks with High Thermal Stability(High-κ Gate Dielectrics)
Dopant Profile Design Methodology for 65nm Generation via Inverse Modeling
Scenario of Source/Drain Extension and Halo Engineering for High Performance 50nm SOI-pMOSFET
High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
A 1V, 10.4mW Low Power DSP Core for Mobile Wireless Use (Special Issue on Low-power LSIs and Technologies)
Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
High-Speed SOI Bipolar Transistors Using Bonding and Thinning Techniques
High Frequency Characteristics of Dynamic Threshold-Voltage MOSFET (DTMOS) under Ultra-Low Supply Voltage (Special Issue on Ultra-High-Speed IC and LSI Technology)
A New SOI-Lateral Bipolar Transistor for High-Speed Operation
Achieving High Current Gain and Low Emitter Resistance with the SiC_x:F Widegap Emitter
Sub-2nm Equivalent SiO_2 Thickness Ta_2O_5 for Gate Dielectric Using RTA+UV/O_3
Impact Ionization in 0.1 μm Metal-Oxide-Semiconductor Field-Effect Transistors
Current Status and Forecast in High-Performance CMOS Device Technology
Oxynitride Pad LOCOS (ON-LOCOS) Isolation Technology for Gigabit DRAMs
New Method of Extracting Inversion Layer Thickness and Charge Profile and Its Impact on Scaled MOSFETs
Report on the 2001 Symposium on VLSI Technology
Sub-100-nm Device Fabrication using Proximity X-Ray Lithography at Five Levels
Key Issues for Manufacturable FeRAM Devices : Novel 0.35um FRAM Technology using Triple Level Aluminum Layer for High Speed and Low Voltage Operation
Si Wafer Bonding with Ta Silicide Formation
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Wafer Cleaning with Photoexcited Chlorine and Thermal Treatment for High-Quality Silicon Epitaxy

もっと見る

スポンサーリンク