Scenario of Source/Drain Extension and Halo Engineering for High Performance 50nm SOI-pMOSFET

スポンサーリンク

概要

論文の詳細を見る
2001-09-25

著者

関連論文

Quantum Dot Infrared Photodetector Using Modulation Doped InAs Self-Assembled Quantum Dots
Dynamic Properties of InAs Self-Assembled Quantum Dots Evaluated by Capacitance-Voltage Measurements
Quantum Dots Infrared Photodetector Using Modulation Doped InAs Self-Assembled Quantum Dots
Realization of Low CoSi_2/p^+-Silicon Contact Resistance with Low Junction Leakage Current and Junction Capacitance Using Laser Thermal Process
Sb Multiple Ion Implanted Channel for Low V_, Deep Submicron SOI-pMOSFETs
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Vth Rolloff Free Sub 0.1μm SOI MOSFETs Using Counter Doping into a Uniformly and Heavily Doped Channel Region
Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Fabrication and Delay Time Analysis of Deep Submicron CMOS Devices
Ti Salicide Process for Subquarter-Micron CMOS Devices (Special Issue on Quarter Micron Si Device and Process Technologies)
Formation of Sb Nanocrystals in SiO_2 Film Using Ion Implantation Followed by Thermal Annealing
Electrical Properties of SiN/HfO_2/SiON Gate Stacks with High Thermal Stability(High-κ Gate Dielectrics)
Dopant Profile Design Methodology for 65nm Generation via Inverse Modeling
Scenario of Source/Drain Extension and Halo Engineering for High Performance 50nm SOI-pMOSFET
High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
Advantage of a Quasi-Nonvolatile Memory with Ultra Thin Oxide
Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
High-Speed SOI Bipolar Transistors Using Bonding and Thinning Techniques
High Frequency Characteristics of Dynamic Threshold-Voltage MOSFET (DTMOS) under Ultra-Low Supply Voltage (Special Issue on Ultra-High-Speed IC and LSI Technology)
A New SOI-Lateral Bipolar Transistor for High-Speed Operation
Achieving High Current Gain and Low Emitter Resistance with the SiC_x:F Widegap Emitter
Sub-2nm Equivalent SiO_2 Thickness Ta_2O_5 for Gate Dielectric Using RTA+UV/O_3
Impact Ionization in 0.1 μm Metal-Oxide-Semiconductor Field-Effect Transistors
Current Status and Forecast in High-Performance CMOS Device Technology
Oxynitride Pad LOCOS (ON-LOCOS) Isolation Technology for Gigabit DRAMs
New Method of Extracting Inversion Layer Thickness and Charge Profile and Its Impact on Scaled MOSFETs
Trap Assisted Leakage Mechanism of 'worst' Junction in Giga-bit DRAM Using Negative Word-Line Voltage
Report on the 2001 Symposium on VLSI Technology
Quantum Dot Infrared Photodetector Using Modulation Doped InAs Self-Assembled Quantum Dots
Si Wafer Bonding with Ta Silicide Formation
Highly Reliable Dynamic Random Access Memory Technology for Application Specific Memory with Dual Nitrogen Concentration Gate Oxynitrides Using Selective Nitrogen Implantation
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide

もっと見る

スポンサーリンク