Trap Assisted Leakage Mechanism of 'worst' Junction in Giga-bit DRAM Using Negative Word-Line Voltage

スポンサーリンク

概要

論文の詳細を見る
1998-09-07

著者

関連論文

Fabrication and Delay Time Analysis of Deep Submicron CMOS Devices
Ti Salicide Process for Subquarter-Micron CMOS Devices (Special Issue on Quarter Micron Si Device and Process Technologies)
Wafer Cleaning with Photoexcited Chlorine and Thermal Treatment for High-Quality silicon Epitaxy : Beam Induced Physics and Chemistry
Advanced SOI Devices Using CMP and Wafer Bonding
Coulomb Interaction Effect Correction in Electron-Beam Block Exposure Lithography
Quantum-Size Effect from Photoluminescence of Low-Temperature-Oxidized Porous Si
Synchrotron-Radiation-Induced Modification of Silicon Dioxide Film at Room Temperature : Beam Induced Physics and Chemistry
Synchrotron-Radiation-Induced Modification of Silicon Dioxide Film at Room Temperature
Synchrotron Radiation-Assisted Removal of Oxygen and Carbon Contaminants from a Silicon Surface
Scenario of Source/Drain Extension and Halo Engineering for High Performance 50nm SOI-pMOSFET
Automotive FM-CW Radar with Heterodyne Receiver (Special Issue on Millimeter-wave Short-range Application Systems Technology)
Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
High-Speed SOI Bipolar Transistors Using Bonding and Thinning Techniques
Evaluation of Photoemitted Current from SiO_2 Film on Silicon During Synchrotron Radiation Irradiation
Chemical Structures of Native Oxides Formed during Wet Chemical Treatments
Synchrotron Radiation-Assisted Silicon Film Growth by Irradiation Parallel to the Substrate
A New SOI-Lateral Bipolar Transistor for High-Speed Operation
Evaluation of Shot Position Error in Electron Beam Lithography Using Overlay Metrology with 'One-Shot' Inspection Mark
Impact Ionization in 0.1 μm Metal-Oxide-Semiconductor Field-Effect Transistors
Trap Assisted Leakage Mechanism of 'worst' Junction in Giga-bit DRAM Using Negative Word-Line Voltage
Impact of Metal Gate/High-k Interface in Mo Metal Gated MOSFETs with HfO_2 Gate Dielectrics
Low Contact Resistance Poly-Metal Gate CMOS Using TiN/Thin TiSi_2/Poly-Si Structure
Low-Contact Resistance Poly-Metal Gate Electrode Using TiN/Thin TiSi_2/Poly-Si Structure
Process Integration Issues on Mo-Metal-Gated MOSFETs with HfO2 High-k Gate Dielectrics
Highly Reliable Dynamic Random Access Memory Technology for Application Specific Memory with Dual Nitrogen Concentration Gate Oxynitrides Using Selective Nitrogen Implantation
Wafer Cleaning with Photoexcited Chlorine and Thermal Treatment for High-Quality Silicon Epitaxy

もっと見る

スポンサーリンク