An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors(Analog and Communications,<Special Section>Low-Power, High-Speed LSIs and Related Technologies)

スポンサーリンク

概要

• 論文の詳細を見る

• An opamp design with outside-rail output relaxing a low-voltage constraint on future scaled transistors is presented. The proposed opamp realizes 3-V output swing without gate-oxide stress although implemented in a 1.8-V 0.18-μm standard CMOS process. The 3-V-output operation is experimentally verified. The outside-rail output design with scaled transistors shows area advantage over un-scaled and inside-rail design while keeping signal-to-noise ratio and gain bandwidth constant. The chip area is estimated to be 47% of the conventional opamp using a 0.35-μm CMOS and about an order of magnitude smaller compared with the conventional inside-rail 0.18-μm CMOS design due to reduced capacitor area. The proposed design could be extended to n-tuple V_<DD> operation and applied to circuits with a feed back loop such as gain stage and filters. The extendibility of n-tuple V_<DD> operation and its application are discussed with simulation results.

• 社団法人電子情報通信学会の論文
• 2007-04-01

著者

• TAKAMIYA Makoto

  VLSI Design and Education Center, The University of Tokyo

• SAKURAI Takayasu

  Center for Collaborative Research,the University of Tokyo

• ISHIDA Koichi

  The University of Tokyo

• TAKAMIYA Makoto

  The University of Tokyo

• ISHIDA Koichi

  Center for Collaborative Research, The University of Tokyo

• TAMTRAKARN Atit

  Center for Collaborative Research, The University of Tokyo

• ISHIKURO Hiroki

  Department of Electronics and Electrical Engineering, Keio University

• Ishikuro Hiroki

  Keio Univ. Yokohama‐shi Jpn

• Takamiya Makoto

  Institute Of Industrial Science The University Of Tokyo

• Sakurai Takayasu

  Institute Of Industrial Science The University Of Tokyo

• Ishikuro Hiroki

  Department Of Electronics And Electrical Engineering Keio University

• Sakurai Takayasu

  Center For Collaborative Research And Institute Of Industrial Science The University Of Tokyo

• Tamtrakarn Atit

  Center For Collaborative Research The University Of Tokyo:(present Office)sony Corporation

関連論文

• Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
• A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
• A Controller LSI for Realizing V_-Hopping Scheme with Off-the-Shelf Processors and Its Application to MPEG4 System(Special Issue on High-Performance and Low-Power Microprocessors)
• Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits
• Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
• High Performance Accumulated Back-Interface Dynamic Threshold SOI MOS-FET's (AB-DTMOS) with Large Body Effect at Low Supply Voltage
• A 100Mbps, 4.1pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90nm CMOS
• An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• A 20% Power Reduction in Two-stage Opamp by Source-Degenerated Active-Load Phase Compensation
• Optimum Condutions of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs
• Optimum Conditions of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs
• Constant Magnetic Field Scaling in Inductive-Coupling Data Link
• 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique
• Variable Threshold-Voltage CMOS Technology (Special Issue on Low-power LSIs and Technologies)
• A 4-Gbps Quasi-Millimeter-Wave Transmitter in 65nm CMOS and a Fast Carrier and Symbol Timing Recovery Scheme
• Measurement of Energetic and Lateral Distribution of Interface State Density in Fully-Depleted Silicon on Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
• High-Performance Accumulated Back-Interface Dynamic Threshold SOI MOSFET (AB-DTMOS) with Large Body Effect at Low Supply Voltage
• Measurement of Energetic and Lateral Distribution of Interface State Density in FD SOI MOSFETs
• Suppression of Geometric Component of Charge Pumping Current in Thin Film Silicon on Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
• New Measurement Technique for Sub-Bandgap Impact Ionization Current by Transient Characteristics of Partially Depleted SOI MOSFETs
• Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
• A Self-Alignment Row-by-Row Variable-V_ Scheme Reducing 90% of Active-Leakage Power in SRAM's(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• Hall effect of polycrystalline pentacene field-effect transistors on plastic films
• C-12-58 0.18-V Input Charge Pump with Forward Body Biasing
• Misleading energy and performance claims in sub/near threshold digital systems (集積回路)
• A 1-V input, 0.2-V to 0.47-V output switched-capacitor DC-DC converter with pulse density and width modulation (PDWM) for 57% ripple reduction (集積回路)
• A-1-18 Wideband Low Noise Amplifier for 80-960MHz Ultra-wideband Transceiver
• Issues of Current LSI Technology and an Expectation for New System-Level Integration
• A charge-domain auto- and cross-correlation based IR-UWB receiver with power- and area-efficient PLL for 62.5ps step data synchronization in 65nm CMOS (集積回路)
• Superconnect Technology(Special Issue on Integrated Systems with New Concepts)
• A-3-7 Inductance Effect on VLSI Interconnections
• Perspectives of Low-Power VLSI's(Low-Power System LSI, IP and Related Technologies)
• An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
• 0.18-V Input Charge Pump with Forward Body Bias to Startup Boost Converter for Energy Harvesting Applications
• 0.6V Voltage Shifter and Clocked Comparator for Sampling Correlation-Based Impulse Radio UWB Receiver
• 0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65nm CMOS
• 1Gb/s, 50μm×50μm Pads on Board Wireless Connector Based on Track-and-Charge Scheme Allowing Contacted Signaling
• A Variable Output Voltage Switched-Capacitor DC-DC Converter with Pulse Density and Width Modulation (PDWM) for 57% Ripple Reduction at Low Output Voltage
• Power Supply Voltage Dependence of Within-Die Delay Variation of Regular Manual Layout and Irregular Place-and-Route Layout
• A 33% Improvement in Efficiency of Wireless Inter-Chip Power Delivery by Thin Film Magnetic Material for Three-Dimensional System Integration
• A 315MHz Power-Gated Ultra Low Power Transceiver in 40nm CMOS for Wireless Sensor Network
• 6W/25mm2 Wireless Power Transmission for Non-contact Wafer-Level Testing
• High-Frequency Precise Characterization of Intrinsic FinFET Channel
• High-Frequency Precise Characterization of Intrinsic FinFET Channel
• EMI Camera LSI (EMcam) with On-Chip Loop Antenna Matrix to Measure EMI Noise Spectrum and Distribution
• Optimum Device Parameters and Scalability of Variable Threshold Voltage Complementary MOS (VTCMOS)
• 1/f Noise Characteristics of Fin-Type Field-Effect Transistors in Saturation Region
• A 4-10bit, 0.4-1V Power Supply, Power Scalable Asynchronous SAR-ADC in 40nm-CMOS with Wide Supply Voltage Range SAR Controller
• An Adaptive DAC Settling Waiting Time Optimized Ultra Low Voltage Asynchronous SAR ADC in 40nm CMOS
• Measurement of Energetic and Lateral Distribution of Interface State Density in Fully-Depleted Silicon on Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
• Low Power VLSI Circuit Design with Fine-Grain Voltage Engineering
• A Voltage Scaling 0.25-1.8 V Delta-Sigma Modulator with Inverter-Opamp Self-configuring Amplifier

もっと見る 閉じる

スポンサーリンク