EMI Camera LSI (EMcam) with On-Chip Loop Antenna Matrix to Measure EMI Noise Spectrum and Distribution
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a new type of electromagnetic interference (EMI) measurement system. An EMI Camera LSI (EMcam) with a 12×4 on-chip 250×50µm2 loop antenna matrix in 65nm CMOS is developed. EMcam achieves both the 2D electric scanning and 60µm-level spatial precision. The down-conversion architecture increases the bandwidth of EMcam and enables the measurement of EMI spectrum up to 3.3GHz. The shared IF-block scheme is proposed to relax both the increase of power and area penalty, which are inherent issues of the matrix measurement. The power and the area are reduced by 74% and 73%, respectively. EMI measurement with the smallest 32×12µm2 antenna to date is also demonstrated.
- 2012-06-01
著者
-
TAKAMIYA Makoto
VLSI Design and Education Center, The University of Tokyo
-
Sakurai Takayasu
Institute Of Industrial Science & Center For Collaborative Research The University Of Tokyo
-
Ishida Koichi
Institute Of Industrial Science The University Of Tokyo
-
MASUNAGA Naoki
Institute of Industrial Science, The University of Tokyo
関連論文
- A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
- A 100Mbps, 4.1pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90nm CMOS
- An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
- A-3-15 POWER CONSUMPTION DISTRIBUTION IN DSM INTERCONNECTS WITH INDUCTIVE EFFECTS
- Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines(Physical Design,VLSI Design and CAD Algorithms)
- Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-V_SRAM's(Electronic Circuits)
- サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
- サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
- サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
- Low-Power High-Speed Reduced-Clock-Swing Flip-Flops Based on Contention Reduction Techniques
- A-3-9 Low-Energy Flip-Flops Using Transistor Stacking Effect
- A charge-domain auto- and cross-correlation based IR-UWB receiver with power- and area-efficient PLL for 62.5ps step data synchronization in 65nm CMOS (集積回路)
- A-3-7 Inductance Effect on VLSI Interconnections
- 0.18-V Input Charge Pump with Forward Body Bias to Startup Boost Converter for Energy Harvesting Applications
- 0.6V Voltage Shifter and Clocked Comparator for Sampling Correlation-Based Impulse Radio UWB Receiver
- 0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65nm CMOS
- EMI Camera LSI (EMcam) with On-Chip Loop Antenna Matrix to Measure EMI Noise Spectrum and Distribution
- Optimum Device Parameters and Scalability of Variable Threshold Voltage Complementary MOS (VTCMOS)
- Optimum Device Consideration for Standby Power Reduction Scheme Using Drain-Induced Barrier Lowering
- Low Power VLSI Circuit Design with Fine-Grain Voltage Engineering