A charge-domain auto- and cross-correlation based IR-UWB receiver with power- and area-efficient PLL for 62.5ps step data synchronization in 65nm CMOS (集積回路)
スポンサーリンク
概要
- 論文の詳細を見る
A 100Mb/s, 1.71mW DC-960MHz band impulse radio ultra-wideband (IR-UWB) receiver is developed in 1.2V 65nm CMOS. A novel auto- and cross-correlation based synchronization scheme is proposed to achieve 62.5ps step data synchronization with a 2-GHz 8-phase PLL clock generator. The developed UWB receiver with the proposed power- and area-efficient PLL achieves the low energy consumption of 17.1pJ/bit.
- 社団法人電子情報通信学会の論文
- 2010-12-09
著者
-
LIU Lechang
Institute of Industrial Science, The University of Tokyo
-
TAKAMIYA Makoto
The University of Tokyo
-
Takamiya Makoto
Institute Of Industrial Science The University Of Tokyo
-
Sakurai Takayasu
Institute Of Industrial Science The University Of Tokyo
-
Sakurai Takayasu
Institute Of Industrial Science & Center For Collaborative Research The University Of Tokyo
-
Liu Lechang
Institute Of Industrial Science The University Of Tokyo
関連論文
- Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
- A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
- Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits
- Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
- High Performance Accumulated Back-Interface Dynamic Threshold SOI MOS-FET's (AB-DTMOS) with Large Body Effect at Low Supply Voltage
- A 100Mbps, 4.1pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90nm CMOS
- An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- A 20% Power Reduction in Two-stage Opamp by Source-Degenerated Active-Load Phase Compensation
- Optimum Condutions of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs
- Optimum Conditions of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs
- Measurement of Energetic and Lateral Distribution of Interface State Density in Fully-Depleted Silicon on Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
- High-Performance Accumulated Back-Interface Dynamic Threshold SOI MOSFET (AB-DTMOS) with Large Body Effect at Low Supply Voltage
- Measurement of Energetic and Lateral Distribution of Interface State Density in FD SOI MOSFETs
- Suppression of Geometric Component of Charge Pumping Current in Thin Film Silicon on Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
- New Measurement Technique for Sub-Bandgap Impact Ionization Current by Transient Characteristics of Partially Depleted SOI MOSFETs
- Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
- A-3-15 POWER CONSUMPTION DISTRIBUTION IN DSM INTERCONNECTS WITH INDUCTIVE EFFECTS
- Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines(Physical Design,VLSI Design and CAD Algorithms)
- Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-V_SRAM's(Electronic Circuits)
- サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
- サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
- サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
- C-12-58 0.18-V Input Charge Pump with Forward Body Biasing
- Misleading energy and performance claims in sub/near threshold digital systems (集積回路)
- Low-Power High-Speed Reduced-Clock-Swing Flip-Flops Based on Contention Reduction Techniques
- A 1-V input, 0.2-V to 0.47-V output switched-capacitor DC-DC converter with pulse density and width modulation (PDWM) for 57% ripple reduction (集積回路)
- A-3-9 Low-Energy Flip-Flops Using Transistor Stacking Effect
- A charge-domain auto- and cross-correlation based IR-UWB receiver with power- and area-efficient PLL for 62.5ps step data synchronization in 65nm CMOS (集積回路)
- A-3-7 Inductance Effect on VLSI Interconnections
- An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
- 0.18-V Input Charge Pump with Forward Body Bias to Startup Boost Converter for Energy Harvesting Applications
- 0.6V Voltage Shifter and Clocked Comparator for Sampling Correlation-Based Impulse Radio UWB Receiver
- 0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65nm CMOS
- 1Gb/s, 50μm×50μm Pads on Board Wireless Connector Based on Track-and-Charge Scheme Allowing Contacted Signaling
- A Variable Output Voltage Switched-Capacitor DC-DC Converter with Pulse Density and Width Modulation (PDWM) for 57% Ripple Reduction at Low Output Voltage
- Power Supply Voltage Dependence of Within-Die Delay Variation of Regular Manual Layout and Irregular Place-and-Route Layout
- A 315MHz Power-Gated Ultra Low Power Transceiver in 40nm CMOS for Wireless Sensor Network
- EMI Camera LSI (EMcam) with On-Chip Loop Antenna Matrix to Measure EMI Noise Spectrum and Distribution
- Optimum Device Parameters and Scalability of Variable Threshold Voltage Complementary MOS (VTCMOS)
- Optimum Device Consideration for Standby Power Reduction Scheme Using Drain-Induced Barrier Lowering
- Measurement of Energetic and Lateral Distribution of Interface State Density in Fully-Depleted Silicon on Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
- Low Power VLSI Circuit Design with Fine-Grain Voltage Engineering