A 20% Power Reduction in Two-stage Opamp by Source-Degenerated Active-Load Phase Compensation
スポンサーリンク
概要
- 論文の詳細を見る
- 2005-09-13
著者
-
SAKURAI Takayasu
Center for Collaborative Research,the University of Tokyo
-
ISHIDA Koichi
The University of Tokyo
-
ISHIDA Koichi
Center for Collaborative Research, The University of Tokyo
-
TAMTRAKARN Atit
Center for Collaborative Research, The University of Tokyo
-
Sakurai Takayasu
Institute Of Industrial Science The University Of Tokyo
-
Sakurai Takayasu
Center For Collaborative Research And Institute Of Industrial Science The University Of Tokyo
-
Tamtrakarn Atit
Center For Collaborative Research The University Of Tokyo:(present Office)sony Corporation
関連論文
- Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
- A Controller LSI for Realizing V_-Hopping Scheme with Off-the-Shelf Processors and Its Application to MPEG4 System(Special Issue on High-Performance and Low-Power Microprocessors)
- Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits
- Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
- A 100Mbps, 4.1pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90nm CMOS
- An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- A 20% Power Reduction in Two-stage Opamp by Source-Degenerated Active-Load Phase Compensation
- Variable Threshold-Voltage CMOS Technology (Special Issue on Low-power LSIs and Technologies)
- A 1.76mW, 100Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS
- A Self-Alignment Row-by-Row Variable-V_ Scheme Reducing 90% of Active-Leakage Power in SRAM's(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- Hall effect of polycrystalline pentacene field-effect transistors on plastic films
- C-12-58 0.18-V Input Charge Pump with Forward Body Biasing
- Misleading energy and performance claims in sub/near threshold digital systems (集積回路)
- A 1-V input, 0.2-V to 0.47-V output switched-capacitor DC-DC converter with pulse density and width modulation (PDWM) for 57% ripple reduction (集積回路)
- A-1-18 Wideband Low Noise Amplifier for 80-960MHz Ultra-wideband Transceiver
- Issues of Current LSI Technology and an Expectation for New System-Level Integration
- A charge-domain auto- and cross-correlation based IR-UWB receiver with power- and area-efficient PLL for 62.5ps step data synchronization in 65nm CMOS (集積回路)
- Superconnect Technology(Special Issue on Integrated Systems with New Concepts)
- A-3-7 Inductance Effect on VLSI Interconnections
- Perspectives of Low-Power VLSI's(Low-Power System LSI, IP and Related Technologies)
- An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
- 0.18-V Input Charge Pump with Forward Body Bias to Startup Boost Converter for Energy Harvesting Applications
- 0.6V Voltage Shifter and Clocked Comparator for Sampling Correlation-Based Impulse Radio UWB Receiver
- 0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65nm CMOS
- A Variable Output Voltage Switched-Capacitor DC-DC Converter with Pulse Density and Width Modulation (PDWM) for 57% Ripple Reduction at Low Output Voltage
- Power Supply Voltage Dependence of Within-Die Delay Variation of Regular Manual Layout and Irregular Place-and-Route Layout