A Controller LSI for Realizing V_<DD>-Hopping Scheme with Off-the-Shelf Processors and Its Application to MPEG4 System(<特集>Special Issue on High-Performance and Low-Power Microprocessors)

スポンサーリンク

概要

• 論文の詳細を見る

• An LSI has been fabricated and measured to demonstrate feasibility of V_<DD>-hopping scheme in an embedded system level by executing MPEG4 CODEC. In the V_<DD>-hopping, supply voltage of a processor is dynamically controlled by a hardware-software cooperative mechanism depending on workload of the processor. When the workload is about a half, the V_<DD>-hopping is shown to reduce power to less than a quarter compared to the conventional fixed-V_<DD> scheme. The power saving is achieved without degrading real-time features of MPEG4 CODEC.

• 社団法人電子情報通信学会の論文
• 2002-02-01

著者

• Shin Youngsoo

  Center For Collaborative Research The University Of Tokyo

• Shin Youngsoo

  The Center For Collaborative Research The University Of Tokyo

• KAWAGUCHI Hiroshi

  Center for Collaborative Research,the University of Tokyo

• ZHANG Gang

  Center for Collaborative Research,the University of Tokyo

• LEE Seongsoo

  Department of Information Electronics,Ewha University

• SAKURAI Takayasu

  Center for Collaborative Research,the University of Tokyo

• Zhang Gang

  Center For Collaborative Research The University Of Tokyo

• Lee Seongsoo

  Department Of Information Electronics Ewha University

• Sakurai Takayasu

  Center For Collaborative Research The University Of Tokyo

• Sakurai Takayasu

  Center For Collaborative Research And Institute Of Industrial Science The University Of Tokyo

• Kawaguchi Hiroshi

  Center For Collaborative Research The University Of Tokyo

関連論文

• A Controller LSI for Realizing V_-Hopping Scheme with Off-the-Shelf Processors and Its Application to MPEG4 System(Special Issue on High-Performance and Low-Power Microprocessors)
• An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• A 20% Power Reduction in Two-stage Opamp by Source-Degenerated Active-Load Phase Compensation
• Variable Threshold-Voltage CMOS Technology (Special Issue on Low-power LSIs and Technologies)
• A Self-Alignment Row-by-Row Variable-V_ Scheme Reducing 90% of Active-Leakage Power in SRAM's(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• Hall effect of polycrystalline pentacene field-effect transistors on plastic films
• Issues of Current LSI Technology and an Expectation for New System-Level Integration
• Superconnect Technology(Special Issue on Integrated Systems with New Concepts)
• Perspectives of Low-Power VLSI's(Low-Power System LSI, IP and Related Technologies)

スポンサーリンク