Performance Enhancement under High-Temperature Operation and Physical Origin of Mobility Characteristics in Ge-rich strained SiGe-on-Insulator pMOSFETs
スポンサーリンク
概要
- 論文の詳細を見る
- 2005-09-13
著者
-
Usuda Koji
Mirai-aset
-
Takagi S
Mirai-national Institute Of Advanced Industrial Science And Technology (aist)
-
Takagi Shin-ichi
Mirai-aset
-
HIRASHITA Norio
MIRAI-Association of Super-Advanced Electronics Technology (ASET)
-
MORIYAMA Yoshihiko
MIRAI-Association of Super-Advanced Electronics Technology (ASET)
-
NAKAHARAI Shu
MIRAI-Association of Super-Advanced Electronics Technology (ASET)
-
SUGIYAMA Naoharu
MIRAI-Association of Super-Advanced Electronics Technology (ASET)
-
TEZUKA Tsutomu
MIRAI(ASET)
-
TANABE Akihito
MIRAI-ASET
-
Nahakara Shu
Mirai-association Of Super-advanced Electronics Technology (aset)
-
Sugiyama N
Mirai-association Of Super-advanced Electronics Technology (aset)
-
Sugiyama N
Research And Development Center Toshiba Corporation
-
Sugiyama Naoharu
Mirai-aset
-
Tezuka T
Mirai-aset
-
Sugiyama Naoharu
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Tezuka Tsutomu
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Takagi Shin-ichi
MIRAI Project, Association of Super-Advanced Electronics Technology, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Usuda Koji
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Hirashita Norio
MIRAI—Association of Super-Advanced Electronics Technology (ASET), 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Moriyama Yoshihiko
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Nakaharai Shu
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
関連論文
- In Situ Characterization of the Initial Growth Stage of GaAs on Si by Coaxial Impact-Collision Ion Scattering Spectroscopy
- Real-Time Observation of AlAs/GaAs Superlattice Growth by Coaxial Impact Collision Ion Scattering Spectroscopy
- Reduction of Dislocation Density in GaAs on Si Substrate by Si Interlayer and Initial Si Buffer Layer
- In Situ Analysis of Gallium Arsenide Surfaces by Coaxial Impact Collision Ion-Scattering Spectroscopy with an Off-Axis Ion Source
- Deformation Induced Holes in Ge-Rich SiGe-on-Insulator and Ge-on-Insulator Substrates Fabricated by Ge Condensation Process
- High Mobility Fully-Depleted Germanium-on-Insulator pMOSFET with 32-nm-Thick Ge Channel Layer Formed by Ge-Condensation Technique
- Performance Enhancement under High-Temperature Operation and Physical Origin of Mobility Characteristics in Ge-rich strained SiGe-on-Insulator pMOSFETs
- Evaluation of Dislocation Density of SiGe-on-Insulator Substrates using Enhanced Secco Etching Method
- Advanced SOI MOSFET's with Strained-Si/SiGe Heterostructures(Joint Special Issue on Heterostructure Microelectronics with TWHM 2000)
- Novel Fabrication Technique for Relaxed SiGe-on-Insulator Substrates without Thick SiGe Buffer Structures
- Strained-Si-on-Insulator (Strained-SOI) MOSFETs-Concept, Structures and Device Characteristics
- Formation of SiGe on Insulator Structure and Approach to Obtain Highly Strained Si Layer for MOSFETs
- A Novel Fabrication Technique of Ultrathin and Relaxed SiGe Buffer Layers with High Ge Fraction for Sub-100nm Strained Silicon-on-Insulator MOSFETs
- A Novel Fabrication Technique of Ultra-Thin and Relaxed SiGe Buffer Layers with High Ge Content for Sub-100nm Strained Silicon-on-Insulator MOSFETs
- Impact of Gradual Source/Drain Impurity Profiles on Performance of Germanium Channel Double-Gated pMISFETs
- High mobility Ge channel metal source/drain pMOSFETs with nickel fully silicided gate
- Ion-Implanted B Concentration Profiles in Ge
- Quantitative Evaluation of Interface Trap Density in Ge-MIS Interfaces
- Modulation of NiGe/Ge Schottky Barrier Height by Dopant and Sulfur Segregation during Ni Germanidation for Metal S/D Ge MOSFETs
- Non-Volatile Doubly Stacked Si Dot Memory with Si Nano-Crystalline Layer
- Variation of threshold voltage in strained Si metal-oxide-semiconductor field-effect transistors induced by non-uniform strain distribution in strained-Si channels on silicon-germanium-on-insulator substrates
- Novel Si Quantum Memory Structure with Self-Aligned Stacked Nanocrystalline Dots
- Influence of Channel Depletion on the Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory
- Experimental Analysis of Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory
- Hole-Mobility and Drive-Current Enhancement in Ge-Rich Strained Silicon--Germanium Wire Tri-Gate Metal--Oxide--Semiconductor Field-Effect Transistors with Nickel-Germanosilicide Metal Source and Drain
- Single Source Heterojunction Metal--Oxide--Semiconductor Transistors for Quasi-Ballistic Devices: Optimization of Source Heterostructures and Electron Velocity Characteristics at Low Temperature
- Variation of Threshold Voltage in Strained Si Metal–Oxide–Semiconductor Field-Effect Transistors Induced by Non-uniform Strain Distribution in Strained-Si Channels on Silicon–Germanium-on-Insulator Substrates
- Influences of Elastic and Inelastic Scatterings on Ballistic Transport in MOSFETs
- Analysis of Microstructures in SiGe Buffer Layers on Silicon-on-Insulator Substrates
- Comprehensive Study of Electron Mobility and Band Gap in Tensile-Strained Bulk Ge
- Evaluation of Dislocation Density of SiGe-on-Insulator Substrates using Enhanced Secco Etching Method
- Ion-Implanted B Concentration Profiles in Ge
- Modulation of NiGe/Ge Contact Resistance by S and P Co-introduction