Hole-Mobility and Drive-Current Enhancement in Ge-Rich Strained Silicon--Germanium Wire Tri-Gate Metal--Oxide--Semiconductor Field-Effect Transistors with Nickel-Germanosilicide Metal Source and Drain
スポンサーリンク
概要
- 論文の詳細を見る
Highly strained SiGe-on-insulator (SGOI) tri-gate metal--oxide--semiconductor field-effect transistors (MOSFETs) with gate lengths down to 50 nm were fabricated using a two-step Ge condensation process. The MOSFETs were composed of a Ge-rich Si1-xGex wire channel ($x = 0.65$) and an ``implant-free'' NiSiGe metal source and drain. The SGOI devices exhibited 4.7 times higher hole mobility than a Si(100)/$\langle 110\rangle$ MOSFET, even at a high vertical electric field (at surface carrier concentration: $N_{\text{s}} = 1.0\times 10^{13}$ cm-2) due to the uniaxial compressive strain as high as 3.5% along the channel. Correspondingly, the current drive in the SGOI device with a gate length of 50 nm was enhanced 45% compared to that for an SOI channel device at $N_{\text{s}} = 7.2\times 10^{12}$ cm-2.
- 2010-12-25
著者
-
MORIYAMA Yoshihiko
MIRAI-Association of Super-Advanced Electronics Technology (ASET)
-
IKEDA Keiji
MIRAI-ASET
-
Tezuka Tsutomu
MIRAI--Toshiba, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Tezuka Tsutomu
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Oda Minoru
MIRAI--Toshiba, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Kamimuta Yuuichi
MIRAI--Toshiba, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Ikeda Keiji
MIRAI--Toshiba, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Moriyama Yoshihiko
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Moriyama Yoshihiko
MIRAI--Toshiba, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
関連論文
- Deformation Induced Holes in Ge-Rich SiGe-on-Insulator and Ge-on-Insulator Substrates Fabricated by Ge Condensation Process
- High Mobility Fully-Depleted Germanium-on-Insulator pMOSFET with 32-nm-Thick Ge Channel Layer Formed by Ge-Condensation Technique
- Performance Enhancement under High-Temperature Operation and Physical Origin of Mobility Characteristics in Ge-rich strained SiGe-on-Insulator pMOSFETs
- Evaluation of Dislocation Density of SiGe-on-Insulator Substrates using Enhanced Secco Etching Method
- High mobility Ge channel metal source/drain pMOSFETs with nickel fully silicided gate
- Ion-Implanted B Concentration Profiles in Ge
- Quantitative Evaluation of Interface Trap Density in Ge-MIS Interfaces
- Modulation of NiGe/Ge Schottky Barrier Height by Dopant and Sulfur Segregation during Ni Germanidation for Metal S/D Ge MOSFETs
- Abrupt Lateral-Source Heterostructures with Relaxed/Strained Layers for Ballistic Complementary Metal Oxide Semiconductor Transistors Fabricated by Local O+ Ion-Induced Relaxation Technique of Strained Substrates
- Hole-Mobility and Drive-Current Enhancement in Ge-Rich Strained Silicon--Germanium Wire Tri-Gate Metal--Oxide--Semiconductor Field-Effect Transistors with Nickel-Germanosilicide Metal Source and Drain
- Single Source Heterojunction Metal--Oxide--Semiconductor Transistors for Quasi-Ballistic Devices: Optimization of Source Heterostructures and Electron Velocity Characteristics at Low Temperature
- Analysis of Microstructures in SiGe Buffer Layers on Silicon-on-Insulator Substrates
- Comprehensive Study of Electron Mobility and Band Gap in Tensile-Strained Bulk Ge
- Evaluation of Dislocation Density of SiGe-on-Insulator Substrates using Enhanced Secco Etching Method
- Ion-Implanted B Concentration Profiles in Ge
- Modulation of NiGe/Ge Contact Resistance by S and P Co-introduction