Single Source Heterojunction Metal--Oxide--Semiconductor Transistors for Quasi-Ballistic Devices: Optimization of Source Heterostructures and Electron Velocity Characteristics at Low Temperature
スポンサーリンク
概要
- 論文の詳細を見る
We have experimentally studied the electron velocity behavior of single source heterojunction metal--oxide--semiconductor field-effect transistor (SHOTs) without a drain energy spike fabricated by optimizing the source heterostructures. The electron velocity $v_{\text{E}}$ of SHOTs with source conduction band offset $\Delta E_{\text{C}}$ strongly depends on the source heterojunction position, and the enhancement of $v_{\text{E}}$ for SHOTs relative to that for single drain-heterojunction transistors (DHOTs) and strained-Si-on-insulator devices (SSOIs) slightly increases with decreasing lattice temperature $T$. We have also found that $v_{\text{E}}$ for SHOTs, DHOTs, and SSOIs has a power law dependence on low-field electron mobility $\mu_{\text{EFF}}$, that is, the mean free path of electrons $\lambda$ at various $T$. Thus, the electron kinetic energy $\Delta E_{\text{K}}$ converted by the source band offset in SHOTs increases with increasing mean free path of electrons at lower $T$. Using $v_{\text{E}}\propto\lambda^{\alpha}$ ($\alpha$: constant), we can also estimate $v_{\text{E}}$ for both SHOTs and DHOTs at the ballistic transport limit.
- 2011-01-25
著者
-
Takagi Shin-ichi
Mirai-aset
-
MORIYAMA Yoshihiko
MIRAI-Association of Super-Advanced Electronics Technology (ASET)
-
TEZUKA Tsutomu
MIRAI(ASET)
-
Mizuno Tomohisa
Kanagawa University, 2946 Tsuchiya, Hiratsuka, Kanagawa 259-1293, Japan
-
Sugiyama Naoharu
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Sugiyama Naoharu
MIRAI--ASET, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Tezuka Tsutomu
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Takagi Shin-ichi
MIRAI Project, Association of Super-Advanced Electronics Technology, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Takagi Shin-ichi
MIRAI--AIST, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Moriyama Yoshihiko
MIRAI Project, Association of Super-Advanced Electronics Technology (ASET), 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Moriyama Yoshihiko
MIRAI--ASET, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
関連論文
- Deformation Induced Holes in Ge-Rich SiGe-on-Insulator and Ge-on-Insulator Substrates Fabricated by Ge Condensation Process
- High Mobility Fully-Depleted Germanium-on-Insulator pMOSFET with 32-nm-Thick Ge Channel Layer Formed by Ge-Condensation Technique
- Performance Enhancement under High-Temperature Operation and Physical Origin of Mobility Characteristics in Ge-rich strained SiGe-on-Insulator pMOSFETs
- Evaluation of Dislocation Density of SiGe-on-Insulator Substrates using Enhanced Secco Etching Method
- Impact of Gradual Source/Drain Impurity Profiles on Performance of Germanium Channel Double-Gated pMISFETs
- High mobility Ge channel metal source/drain pMOSFETs with nickel fully silicided gate
- Ion-Implanted B Concentration Profiles in Ge
- Quantitative Evaluation of Interface Trap Density in Ge-MIS Interfaces
- Modulation of NiGe/Ge Schottky Barrier Height by Dopant and Sulfur Segregation during Ni Germanidation for Metal S/D Ge MOSFETs
- Abrupt Lateral-Source Heterostructures with Relaxed/Strained Layers for Ballistic Complementary Metal Oxide Semiconductor Transistors Fabricated by Local O+ Ion-Induced Relaxation Technique of Strained Substrates
- Hole-Mobility and Drive-Current Enhancement in Ge-Rich Strained Silicon--Germanium Wire Tri-Gate Metal--Oxide--Semiconductor Field-Effect Transistors with Nickel-Germanosilicide Metal Source and Drain
- Single Source Heterojunction Metal--Oxide--Semiconductor Transistors for Quasi-Ballistic Devices: Optimization of Source Heterostructures and Electron Velocity Characteristics at Low Temperature
- Variation of Threshold Voltage in Strained Si Metal–Oxide–Semiconductor Field-Effect Transistors Induced by Non-uniform Strain Distribution in Strained-Si Channels on Silicon–Germanium-on-Insulator Substrates
- Influences of Elastic and Inelastic Scatterings on Ballistic Transport in MOSFETs
- Minority Carrier Lifetime Behavior in Crystalline Silicon in Rapid Laser Heating (Special Issue : Active-Matrix Flatpanel Displays and Devices : TFT Technologies and FPD Materials)
- Postannealing Effects on Strain/Crystal Quality of Lateral Source Relaxed/Strained Layer Heterostructures Fabricated by O Ion Implantation (Special Issue : Solid State Devices and Materials (2))
- Experimental Study of Silicon Monolayers for Future Extremely Thin Silicon-on-Insulator Devices : Phonon/Band Structures Modulation Due to Quantum Confinement Effects (Special Issue : Solid State Devices and Materials (1))
- Analysis of Microstructures in SiGe Buffer Layers on Silicon-on-Insulator Substrates
- Comprehensive Study of Electron Mobility and Band Gap in Tensile-Strained Bulk Ge
- Ion Species Dependence of Relaxation Phenomena of Strained SiGe Layers Formed by Ion-Implantation-Induced Relaxation Technique
- Evaluation of Dislocation Density of SiGe-on-Insulator Substrates using Enhanced Secco Etching Method
- Ion-Implanted B Concentration Profiles in Ge
- Modulation of NiGe/Ge Contact Resistance by S and P Co-introduction