Light Emission Analysis of Dielectric Breakdown in Stressed Damascene Copper Interconnection
スポンサーリンク
概要
- 論文の詳細を見る
- Publication Office, Japanese Journal of Applied Physics, Faculty of Science, University of Tokyoの論文
- 2001-04-01
著者
-
武田 健一
日立製作所 中央研究所
-
Hinode Kenji
Istec/srl
-
Hinode Kenji
Central Research Laboratory Hitachi Ltd.
-
Hinode Kenji
Central Research Laboratory Hitachi Lid.
-
Takeda Ken-ichi
Central Research Laboratory Hitachi Ltd.
-
NOGUCHI Junji
Device Development Center, Hitachi Ltd.
-
YAMAGUCHI Hizuru
Device Development Center, Hitachi Ltd.
-
Noguchi Junji
Device Development Center Hitachi Ltd.
-
Yamaguchi Hizuru
Device Development Center Hitachi Ltd.
関連論文
- ポーラスlow-k膜のk値上昇(TDDI)メカニズムと信頼性向上技術
- 電気抵抗比による市販ICのエレクトロマイグレーション信頼度評価(低誘電率層間膜,配線材料及び一般)
- ダマシンCu配線における絶縁劣化現象
- 低寄生容量銅多層配線のための新しいプロセス技術 : 砥粒フリー銅CMP(ACP)及び新低誘電率材料:メチルシリコンオキシカーバイド(MTES)
- ED2000-47 / SDM2000-47 低寄生容量銅多層配線のための新しいプロセス技術 : 砥粒フリー鋼CMP(ACP)及び新低誘電率材料:メチルシリコンオキシカーバイド(MTES)
- Cu電界ドリフトによる絶縁破壊
- Cu/low-k配線パターンのラインエッジラフネス評価(配線・実装技術と関連材料技術)
- Variable-Energy Positron Studies of Vacancy-Type Defects in TiN Films on Si
- Improvements in Fabrication Process for Nb-Based Single Flux Quantum Circuits in Japan
- Dependence of Time-Dependent Dielectric Breakdown Lifetime on NH_3-Plasma Treatment in Cu Interconnects
- Light Emission Analysis of Dielectric Breakdown in Stressed Damascene Copper Interconnection
- Dielectric Breakdown and Light Emission in Copper Damascene Structure under Bias-Temperature Stress
- Pattern-Size-Free Planarization for Multilayered Large-Scale SFQ Circuits(Superconducting Electronics)
- Copper Wires for High Speed Logic LSI Prepared by Low Pressure Long Throw Sputtering Method
- Characterization of Line-edge Roughness in Cu/low-k Interconnect Pattern
- Impact of Self-Aligned Metal Capping Method on Submicron Copper Interconnections
- Increase in Electrical Resistivity of Copper and Aluminum Fine Lines
- Time-Dependent Dielectric Breakdown of Interlevel Dielectrics for Copper Metallization
- Metal Schottky Source/Drain Technology for Ultrathin Silicon-on-Thin-Box Metal Oxide Semiconductor Field Effect Transistors
- Characterization of Line-Edge Roughness in Cu/Low-$k$ Interconnect Pattern
- Resistivity Increase In Ultrafine-Line Copper Conductor for ULSIs : Semiconductors
- Fast Electromigration-lifetime Prediction of Al-based Layered Metallization using the Similarity of Resistance Increase Curve
- Impact of Self-Aligned Metal Capping Method on Submicron Copper Interconnections
- Suppression of Leakage Current of Metal--Insulator--Semiconductor Ta2O5 Capacitors with Al2O3/SiON Buffer Layer
- Fast Computation of Microscale Temperature Distribution in LSI Chips
- Light Emission Analysis of Dielectric Breakdown in Stressed Damascene Copper Interconnection
- Dependence of Time-Dependent Dielectric Breakdown Lifetime on the Structure in Cu Metallization
- Influence of Cu-Ion Migration and Fine-Line Effect on Time-Dependent Dielectric Breakdown Lifetime of Cu Interconnects
- Fast Electromigration-lifetime Prediction of Al-based Layered Metallization using the Similarity of Resistance Increase Curve