Charge Trapping Characteristics of Variable Oxide Thickness Tunnel Barrier with SiO2/HfO2 or Al2O3/HfO2 Stacks for Nonvolatile Memories
スポンサーリンク
概要
- 論文の詳細を見る
Charge trapping characteristics of asymmetrical tunnel barriers consisting of different dielectric materials were investigated for application of nonvolatile memory devices. A thin HfO2 layer stacked on ultrathin SiO2 layer (SiO2/HfO2 tunnel barrier) revealed higher current sensitivity to applied gate voltage than the conventional single SiO2 tunnel barrier. On the other hand, the electron trapping of the tunnel barriers increased with the thickness of HfO2 layer. Thus, a thin HfO2 layer is promising for the engineered tunnel barriers, while a thick HfO2 layer is appropriate for charge trapping layers for high-integrated nonvolatile memories. Meanwhile, an ultrathin Al2O3/HfO2 tunnel barrier also revealed good electrical characteristics and is suitable for low temperature fabrication process.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2009-06-25
著者
-
Cho Won-ju
Department Of Electronic Material Engineering Kwangwoon University
-
Jung Jongwan
Department Of Nano Science And Technology Sejong University
-
Jung Myung-Ho
Department of Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-dong, Nowon-gu, Seoul 139-701, Korea
-
Jung Jongwan
Department of nano-science and technology, Sejong University, 98 Gunja-dong, Gwangjin-gu, Seoul 143-747, Korea
-
Kim Kwan-Su
Department of Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-dong, Nowon-gu, Seoul 139-701, Korea
-
Park Goon-Ho
Department of Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-dong, Nowon-gu, Seoul 139-701, Korea
関連論文
- 3-D stacked CMOS inverters using laser crystallized poly-Si film TFTs (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- 3-D stacked CMOS inverters using laser crystallized poly-Si film TFTs (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- SOI-Based Nanoscale CMOS Device Technology(Session 6A Silicon Devices III,AWAD2006)
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications(Session 4 Silicon Devices II,AWAD2006)
- SOI-Based Nanoscale CMOS Device Technology(Session 6A Silicon Devices III,AWAD2006)
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications(Session 4 Silicon Devices II,AWAD2006)
- SOI-Based Nanoscale CMOS Device Technology
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications
- Electrical Characterization of Nano-Floating Gated Silicon-on-Insulator Memory with In_2O_3 Nano-Particles Embedded in Polyimide Insulator
- Electrical characterization of nano-floating gated silicon-on-insulator memory with In2O3 nano-particles embedded in polyimide insulator (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Electrical characterization of nano-floating gated silicon-on-insulator memory with In2O3 nano-particles embedded in polyimide insulator (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Deep Trench Isolation for Pixel Crosstalk Suppression in Active Pixel Sensor with 1.7μm pixel pitch
- Fabrication of low temperature polycrystalline silicon thin-film transistor nonvolatile memory devices for digital memory on glass applications (Special issue: Solid state devices and materials)
- Low temperature Poly-Si TFT nonvolatile memory devices with In_2O_3 nano-particles embedded in polyimide
- Deep Trench Isolation for Crosstalk Suppression in Active Pixel Sensors with 1.7 μm Pixel Pitch
- A Two-Layer Stacked Polycrystalline Silicon Thin Film Transistor Complementary Metal Oxide Semiconductor Inverters Using Laser Crystallized Channel with High-$k$ and Metal Gate on Si
- Decreasing Dark Current of Complementary Metal Oxide Semiconductor Image Sensors by New Postmetallization Annealing and Ultraviolet Curing
- Speed Enhancement of WSi2 Nanocrystal Memory with Barrier-Engineered Si3N4/HfAlO Tunnel Layer
- Fabrication of High Performance Ion-Sensitive Field-Effect Transistors Using an Engineered Sensing Membrane for Bio-Sensor Application
- Channel Recessed One Transistor Dynamic Random Access Memory with SiO2/Si3N4/SiO2 Gate Dielectric
- Electrical Characteristics of WSi2 Nanocrystal Capacitors with Barrier-Engineered High-k Tunnel Layers
- Ultrashallow Junction Formation Using Novel Plasma Doping Technology beyond 50 nm MOS Devices
- Fabrication of Low Temperature Polycrystalline Silicon Thin-Film Transistor Nonvolatile Memory Devices for Digital Memory on Glass Applications
- Fabrication of Nonvolatile Nano Floating Gate Memory with Self-Assembled Metal-Oxide Nano Particles Embedded in Polyimide
- Characteristics of Nano-Floating-Gate Memory with Au Nanoparticles in SiO2 Dielectrics
- Fabrication of n- and p-Channel Schottky Barrier Thin-Film Transistors Crystallized by Excimer Laser Annealing and Solid Phase Crystallization Methods
- Biomimetic Trehalose Biosensor Using Gustatory Receptor (Gr5a) Expressed in Drosophila Cells and Ion-Sensitive Field-Effect Transistor
- Charge Trapping Characteristics of Variable Oxide Thickness Tunnel Barrier with SiO2/HfO2 or Al2O3/HfO2 Stacks for Nonvolatile Memories
- Enhanced Sensing Properties by Dual-Gate Ion-Sensitive Field-Effect Transistor Using the Solution-Processed Al
- Comparative Study of Device Performance and Reliability in Amorphous InGaZnO Thin-Film Transistors with Various High-k Gate Dielectrics
- Biomimetic Trehalose Biosensor Using Gustatory Receptor (Gr5a) Expressed in Drosophila Cells and Ion-Sensitive Field-Effect Transistor (Special Issue : Solid State Devices and Materials)
- Enhanced Sensing Properties of Fully Depleted Silicon-on-Insulator-Based Extended-Gate Field-Effect Transistor with Dual-Gate Operation