Dynamic Bias-Temperature Instability in Ultrathin SiO2 and HfO2 Metal-Oxide-Semiconductor Field Effect Transistors and Its Impact on Device Lifetime
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we review our recent work on the dynamic bias-temperature instability (BTI) in metal-oxide-semiconductor field effect transistors (MOSFETs) with ultrathin SiO2 and high-K gate dielectrics, operating in a digital inverter circuit. Key findings are: (1) For p-MOSFETs with ultrathin SiO2 gate dielectrics, negative BTI (NBTI) is mainly due to the generation of interface traps. Under dynamic NBTI stress, the interface traps generated in the stressing phase are subsequently passivated in the passivation phase with a zero gate bias. As a result, p-MOSFET lifetime is significantly enhanced and the enhanced lifetime is frequency-independent up to 100 kHz. (2) For n- and p-MOSFETs with ultrathin HfO2 gate dielectrics, BTI is mainly caused by charge trapping in HfO2. Similar lifetime enhancements in both n- and p-MOSFETs are observed under dynamic BTI stress. However, in contrast to SiO2 devices, dynamic BTI in HfO2 is strongly frequency-dependent, i.e., a high frequency results in a slight device degradation and hence a long lifetime. A physical model that accounts for two-step trapping and detrapping in HfO2 is proposed to explain frequency-dependent BTI in HfO2 gate dielectrics. Simulation results based on the new model shows excellent agreement with all experimental data.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2004-11-15
著者
-
Kwong Dim
Microelectronics Research Center Department Of Ece University Of Texas
-
Li Ming
Silicon Nano Device Lab (sndl) Department Of Electrical And Computer Engineering National University
-
Wang Xin
Silicon Nano Device Lab (sndl) Ece Department National University Of Singapore
-
Yeo Yee-chia
Silicon Nano Device Lab (sndl) Ece Department National University Of Singapore
-
CHEN Gang
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore
-
YU Hong
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore
-
Shen Chen
Silicon Nano Device Lab (sndl) Ece Department National University Of Singapore
-
Yeo Yee-Chia
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore, 119260 Singapore
-
Shen Chen
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore, 119260 Singapore
-
Kwong Dim
Microelectronics Research Center, Department of ECE, University of Texas, Austin, TX 78712, USA
-
Li Ming
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore, 119260 Singapore
-
Wang Xin
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore, 119260 Singapore
-
Yu Hong
Silicon Nano Device Lab (SNDL), ECE Department, National University of Singapore, 119260 Singapore
関連論文
- Silicon Strain-Transfer-Layer (STL) and Graded Source/Drain Stressors for Enhancing the Performance of Silicon-Germanium Channel P-MOSFETs
- A Comparison of the Selective Etching Characteristics of Conventional and Low-Temperature-Grown GaAs over AlAs by Various Etching Solutions
- Dependence of Chemical Composition Ratio on Electrical Properties of HfO_2-Al_2O_3 Gate Dielectric
- Investigation of Quasi-Breakdown Mechanism through Post-Quasi-Breakdown Thermal Annealing
- N-channel MOSFETs with In-situ Silane-Passivated Gallium Arsenide Channel and CMOS-Compatible Palladium-Germanium Contacts
- Contact Technology employing Nickel-Platinum Germanosilicide Alloys for P-Channel FinFETs with Silicon-Germanium Source and Drain Stressors
- Novel Extended-Pi Shaped Silicon-Germanium (eII-SiGe) Source/Drain Stressors for Strain and Performance Enhancement in P-Channel FinFETs
- Strained N-channel FinFETs with High-stress Nickel Silicide-Carbon Contacts and Integration with FUSI Metal Gate Technology
- A Double-Gate Tunneling Field-Effect Transistor with Silicon-Germanium Source for High-Performance, Low Standby Power, and Low Power Technology Applications
- A Physics-based Compact Model for I-MOS Transistors
- Material and Electrical Characterization of Nickel Germanide for p-channel Germanium Schottky Source/Drain Transistors
- Effectiveness of Aluminum Incorporation in Nickel Silicide and Nickel Germanide Metal Gates for Work Function Reduction
- Sub-30nm P-channel Schottky Source/Drain FinFETs : Integration of Pt_3Si FUSI Metal Gate and High-κ Dielectric
- Sub-30nm Strained P-Channel FinFETs with Condensed SiGe Source/Drain Stressors
- Thermal Stability of Metal Gate Work Functions
- Study of Mobility in Strained Silicon and Germanium Ultra Thin Body MOSFETs
- Dynamic Bias-Temperature Instability in Ultrathin SiO_2 and HfO_2 Metal-Oxide-Semiconductor Field Effect Transistors and Its Impact on Device Lifetime
- Pulsed Laser Irradiation of Silicon-Germanium-on-Insulator (Si_Ge_OI) Substrates for Strain Relaxation and Defect Reduction
- Strained SiGe-On-Insulator N-MOSFET with Silicon Source/Drain for Drive Current Enhancement
- Concept of Strain-Transfer-Layer and Integration with Graded Silicon–Germanium Source/Drain Stressors for p-Type Field Effect Transistor Performance Enhancement
- Double-Spacer Impact-ionization MOS Transistor : Characterization and Analysis
- Schottky Barrier Height Modulation for Nickel Silicide on n-Si (100) using Antimony (Sb) Segregation
- Device Physics and Performance Optimization of Impact-Ionization Metal–Oxide–Semiconductor Transistors formed using a Double-Spacer Fabrication Process
- Strain Relaxed High Quality Silicon–Germanium-on-Insulator Substrates Formed by Pulsed Laser Irradiation Technology
- Device Design and Scalability of a Double-Gate Tunneling Field-Effect Transistor with Silicon–Germanium Source
- Sub-30 nm Strained p-Channel Fin-Type Field-Effect Transistors with Condensed SiGe Source/Drain Stressors
- Novel Extended-Pi Shaped Silicon–Germanium Source/Drain Stressors for Strain and Performance Enhancement in p-Channel Tri-Gate Fin-Type Field-Effect Transistor
- Effectiveness of Aluminum Incorporation in Nickel Silicide and Nickel Germanide Metal Gates for Work Function Reduction
- Strained Silicon–Germanium-on-Insulator n-Channel Transistor with Silicon Source and Drain Regions for Performance Enhancement
- Dynamic Bias-Temperature Instability in Ultrathin SiO2 and HfO2 Metal-Oxide-Semiconductor Field Effect Transistors and Its Impact on Device Lifetime
- Dependence of Chemical Composition Ratio on Electrical Properties of HfO2–Al2O3 Gate Dielectric