Writing Circuitry for Toggle MRAM to Screen Intermittent Failure Mode(Integrated Electronics)
スポンサーリンク
概要
- 論文の詳細を見る
We propose a writing circuit scheme to screen intermittent failure cells for toggle MRAM. The scheme, comprising a current waveform circuitry that controls rise/fall time of writing current, drastically decreases the probability of intermittent failure. To apply the scheme to largecapacity MRAMs, a current booster containing discharging capacitors has also been developed. It adjusts the waveform of writing current to that designed by the current waveform circuitry even in presence of parasitic capacitors and resistors along the writing current path. Such a technique is essential for achieving stability in large-capacity MRAMs.
- 社団法人電子情報通信学会の論文
- 2007-02-01
著者
-
本田 雄士
日本電気(株)システムデバイス研究所
-
本田 雄士
Nec基礎研究所
-
Honda T
System Devices Research Laboratories Nec Corporation
-
SUGIBAYASHI Tadahiko
System Devices Research Laboratories, NEC Corporation
-
HONDA Takeshi
System Devices Research Laboratories, NEC Corporation
-
SAKIMURA Noboru
System Devices Research Laboratories, NEC Corporation
-
KASAI Naoki
System Devices Research Laboratories, NEC Corporation
-
HADA Hiromitsu
System Devices Research Laboratories, NEC Corporation
-
TAHARA Shu-ichi
System Devices Research Laboratories, NEC Corporation
-
Hada H
System Devices Research Laboratories Nec Corporation
-
Hada Hiromitsu
Nec Corporation Device Platforms Research Laboratories
-
Hada Hiromitsu
Silicon Systems Research Laboratories Nec Corporation
-
Hada Hiromitsu
System Devices And Fundamental Research Nec Corporation
-
Tahara S
System Devices Research Laboratories Nec Corporation
-
Sakimura Noboru
System Devices Research Laboratories Nec Corporation
-
Sakimura Noboru
Device Platforms Laboratories Nec Corporation
-
Honda T
Fukuoka Univ. Fukuoka Jpn
-
Kasai Naoki
Device Platforms Laboratories Nec Corporation
-
Sugibayashi T
Device Platforms Laboratories Nec Corporation
-
Sugibayashi Tadahiko
Nec Corporation Device Platforms Research Laboratories
関連論文
- 4MbMRAMとその応用(新メモリ技術とシステムLSI)
- 4Mb-MRAMのインテグレーション技術
- 512KbクロスポイントセルMRAM(MRAM,不揮発メモリ,メモリ,一般)
- 24pYQ-9 ナノスケール磁性体の磁気特性における温度依存性
- Ferroelectric Memory Circuit Technology and the Application to Contactless IC Card(Special Issue on Advanced Memory Devices Using High-ε and Ferroelectric Films)
- 29p-J-4 ナノスケール磁性体の磁気特性 II
- 26p-YJ-1 ナノスケール磁性体における磁気特性
- MRAM Applications Using Unlimited Write Endurance(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
- Writing Circuitry for Toggle MRAM to Screen Intermittent Failure Mode(Integrated Electronics)
- MRAM Writing Circuitry to Compensate for Thermal Variation of Magnetization Reversal Current
- 2 V/12O ns Embedded Flash EEPROM Circuit Technology (Special Issue on ULSI Memory Technology)
- Characteristics of 0.25 μm Ferroelectric Nonvolatile Memory with a Pb(Zr, Ti)O_3 Capacitor on a Metal/Via-Stacked Plug
- 0.25μm FeRAM with CMVP (Capacitor-on-Metal/Via-Stacked-Plug) Memory Cell
- Stability of Steady Flow in Collapsible Tubes
- Gate-Last MISFET Structures and Process for Characterization of High-k and Metal Gate MISFETs(Microelectronic Test Structures)
- Superconducting Technology for Digital Applications Using Niobium Josephson Junctions(Special Issue on Superconductive Devices and Systems)
- Technology Issues on Superconducting Digital Communication Circuits and Systems(Special Issue on Superconductive Electron Devices and Their Applications)
- Josephson Memory Technology
- A Resistor Coupled Josephson Polarity-Convertible Driver (Special Section on Superconducting Devices)
- Logic Design of a Single-Flux-Quantum (SFQ) 2 × 2 Unit Switch for Banyan Networks(Special Issue on Superconductive Electronics)
- A Single Flux Quantum (SFQ) Packet Switch Unit towards Scalable Non-blocking Router(Special Issue on Superconductive Electronics)
- A Hybrid Switch System Architecture for Large-Scale Digital Communication Network Using SFQ Technology(Special Issue on Superconductive Electronics)
- A Novel, Large-Scale Packet Switch System and 60Gbps Arbiter Circuit Operation Using SFQ Technology
- TiN as a Phosphorus Outdiffusion Barrier Layer for WSi_x/Doped-Polysilicon Structures (Special Issue on Sub-Half Micron Si Device and Process Technologies)
- Improvement of Thermal Stability of MRAM Device with SiN Protective Film Deposited by HDP CVD
- Fabrication Processes for High-T_c Superconducting Integrated Circuits Based on Edge-Type Josephson Junctions(Special Issue on Superconductive Electron Devices and Their Applications)
- A High-Tc Superconductor Josephson Sampler (Special Issue on Basic Properties and Applications of Superconductive Electron Devices)
- Characterization of Ferroelectric Domain Behavior in MOCVD-PZT Capacitors for CMVP FeRAMs
- Area Selective Flash Lamp Post-Deposition Annealing of High-k Film Using Si Photo Absorber for Metal Gate MISFETs with NiSi Source/Drain
- Shared Write-Selection Transistor Cell and Leakage-Replication Read Scheme for Large Capacity MRAM Macros
- High-Performance and Damage-Free Magnetic Film Etching using Pulse-Time-Modulated Cl2 Plasma
- Multibit Delta-Sigma Architectureswith Two-Level Feedback Loop Using a Dual-Quantization Architecture (Special Section on Analog Circuit Techniques Supporting the System LSI Era)
- A Distributive Serial Multi-Bit Parallel Test Scheme for Large Capacity DRAMs (Special Section on High Speed and High Density Multi Functional LSI Memories)
- A Crossing Charge Recycle Refresh Scheme with a Separated Driver Sense-Amplifier for Gb DRAMs (Special Issue on ULSI Memory Technology)
- Magnetically Damage-free Etching of MTJ Film for Future 0.24-μm-rule MRAMs
- Improvement of Thermal Stability of Magnetoresistive Random Access Memory Device with SiN Protective Film Deposited by High-Density Plasma Chemical Vapor Deposition
- Switching-Field Stabilization against Effects of High-Temperature Annealing in Magnetic Tunnel Junctions using Thermally Reliable NixFe100-x/Al-Oxide/Ta Free Layer
- Development of Hard Mask Process on Magnetic Tunnel Junction for a 4-Mbit Magnetic Random Access Memory