TiN as a Phosphorus Outdiffusion Barrier Layer for WSi_x/Doped-Polysilicon Structures (Special Issue on Sub-Half Micron Si Device and Process Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
Phosphorus-doped amorphous or polycrystalline silicon can yield a conformal, low resistance, thermally-stable plug for the high-aspect-ratio, sub-half-micron contact-holes found in current development prototypes of future 64 and Mega-bit DRAMs. When directly contacted to a silicide layer, however, such as WSi_x found in polycide gate or bit line metallization / contact structures, the outdiffusion of phosphorus from the doped-silicon layer into the silicide can occur, resulting in an increase in resistance. The characteristics of both the doped-silicon and WSi_x layers influence the outdiffusion. The grain size of the doped silicon appears to control diffusion at the WSi_x / doped-silicon interface while the transition of WSi_x from an as-deposited amorphous to a post-annealed polycrystalline state appears to help cause uniform phosphorus diffusion throughout the silicide film. The results of phosphorus pre-doping of the silicide to reduce the effects of outdiffusion are dependent upon the relative material volumes and interfacial areas of the layers. Due to the effectiveness of the TiN barrier layer / Ti contact layer structure used in Al-based contacts, Ti and TiN were evaluated on their ability to prevent phosphorus outdiffusion. Ti reacts easily with doped silicon and to some extent with WSi_x, thereby allowing phosphorus to outdiffuse through the TiSi_x into the overlying WSi_x. TiN, however, is very effective in preventing phosphorus outdiffusion and preserving polycide interface smoothness. A WSi_x / TiN / Ti metallization layer on an in situ-doped (ISD) silicon layer with ISD silicon-plugged contact-holes yields contact resistances comparable to P^+-implanted or non-implanted WSi_x layers on similar ISD layers / plugs for contact sizes greater than approximately 0.5 μm but for contacts of 0.4 μm or below the trend in contact resistance is lowest for the polycide with TiN barrier / Ti contact interlayers. A 20 nm-thick TiN film retains its barrier characteristics even after a -hour 850℃ anneal and is applicable to the silicide-on-doped-silicon structures of future DRAM and other ULSI devices.
- 社団法人電子情報通信学会の論文
- 1993-04-25
著者
-
DRYNAN John
Microelectronics Research Laboratories, NEC Corporation
-
KUNIO Takemitsu
Microelectronics Research Laboratories, NEC Corporation
-
Drynan J
Microelectronics Research Laboratories Nec Corporation
-
Drynan John
Microelectronics Research Laboratories Nec Corporation
-
Hada H
System Devices Research Laboratories Nec Corporation
-
Hada Hiromitsu
Nec Corporation Device Platforms Research Laboratories
-
Hada Hiromitsu
Silicon Systems Research Laboratories Nec Corporation
-
Kunio Takemitsu
Microelectronics Research Laboratories Nec Corporation
-
Hada Hiromitsu
Microelectronics Research Laboratories, NEC Corporation
-
Kunio Takemitsu
Microelectronics Research Laboratories Nec
関連論文
- Writing Circuitry for Toggle MRAM to Screen Intermittent Failure Mode(Integrated Electronics)
- MRAM Writing Circuitry to Compensate for Thermal Variation of Magnetization Reversal Current
- Quarter-Micron Interconnection Technologies for 256-Mbit Dynamic Random Access Memories
- Characteristics of 0.25 μm Ferroelectric Nonvolatile Memory with a Pb(Zr, Ti)O_3 Capacitor on a Metal/Via-Stacked Plug
- 0.25μm FeRAM with CMVP (Capacitor-on-Metal/Via-Stacked-Plug) Memory Cell
- 0.15μm CMOS Devices with Reduced Junction Capacitance
- TiN as a Phosphorus Outdiffusion Barrier Layer for WSi_x/Doped-Polysilicon Structures (Special Issue on Sub-Half Micron Si Device and Process Technologies)
- Improvement of Thermal Stability of MRAM Device with SiN Protective Film Deposited by HDP CVD
- Uniform Si-SEG and Ti/SEG-Si Thickness Ratio Control for Ti-Salicided Sub-Quarter-Micron CMOS Devices
- Low-Voltage Switching Characteristics of SrBi_2Ta_2O_9 Capacitors
- Ultra-Uniform CMP Using a Hydro Film Buffered Chuck (Hydro Chuck)
- Improvement of Thermal Stability of Magnetoresistive Random Access Memory Device with SiN Protective Film Deposited by High-Density Plasma Chemical Vapor Deposition
- Ultrauniform Chemical Mechanical Polishing (CMP) Using a "Hydro Chuck", Featured by Wafer Mounting on a Quartz Glass Plate with Fully Flat, Water-Supported Surface