Device Linearity and Gate Voltage Swing Improvement by Al_<0.3>Ga_<0.7>As/In_<0.15>Ga_<0.85>As Double Doped-Channel Design (Joint Special Issue on Heterostructure Microelectronics with TWHM 2000)

スポンサーリンク

概要

• 論文の詳細を見る

• Devices DC, RF, and microwave power performances between Al_<0.3>Ga_<0.7>As/In_<0.15>Ga_<0.85>As double doped-channel FET (D-DCFETs), conventional doped-channel FETs(DCFETs) and HEMTs are compared with each other. Device linearity and power performance have been improved by a double doped-channel design. The D-DCFETs provides a higher current density, higher gate breakdown voltage, and improves gate operation bias range as well as frequency performance. The linear power gain and output power for D-DCFETs is 19dB and 305 mW/mm with a power-added efficiency of 52% at V_<ds>= 2.5V under a 1.9GHz operation. These advantages suggest that double doped-channel design is more suitable for a high linearity and high microwave power device applications.

• 社団法人電子情報通信学会の論文
• 2001-10-01

著者

• Chiu Hsien

  Dept. Of Electronic Engineering Chang Gung University

• CHAN Yi-Jen

  Dept. of Electrical Engineering, National Central University

• Chiu H‐c

  National Central Univ. Jungli Twn

• CHIEN Feng-Tso

  the R&D DEPT., Chino-Excel Technology Corp.

• CHIU Hsien-Chin

  the Department of Electrical Engineering, National Central University

• Yang Shin-Cheng

  the Department of Electrical Engineering, National Central University

• CHEN Chii-Wen

  Ming-Hsin Institute of Technology

• CHAN Yi-Jen

  the Department of Electrical Engineering, National Central University

• Yang Shih-cheng

  Department Of Electrical Engineering National Central University Jungli

• Chan Y‐j

  Dept. Of Electrical Engineering National Central University

• Chien Feng‐tso

  Dep. Of Electronic Engineering Feng Chia University

• Yang S‐c

  Department Of Electrical Engineering National Central University Jungli

• Chien Feng-tso

  The R&d Dept. Chino-excel Technology Corp.:the Department Of Electrical Engineering Feng Chia Un

• Chen C‐w

  National Chiao Tung Univ. Hsinchu Twn

• Fang Chin-mu

  Department Of Electronic Engineering Feng-chia University

• Chiu Hsien-chin

  The Department Of Electrical Engineering National Central University

• Chan Yi-jen

  The Department Of Electrical Engineering National Central University

関連論文

• A Novel Power MOSFET Structure with Shallow Junction Dual Well Design(Compound Semiconductor and Power Devices,Fundamentals and Applications of Advanced Semiconductor Devices)
• High Current, High Power, and High Linearity Ohmic Recess InGaP/InGaAs Doped Channel FETs(Session 7B Compound Semiconductor Devices III,AWAD2006)
• High Current, High Power, and High Linearity Ohmic Recess InGaP/InGaAs Doped Channel FETs(Session 7B Compound Semiconductor Devices III)
• High Current, High Power, and High Linearity Ohmic Recess InGaP/InGaAs Doped Channel FETs
• High Performance Power MOSFETs by Wing-Cell Structure Design(Si Devices and Processes,Fundamental and Application of Advanced Semiconductor Devices)
• High Performance Power MOSFETs by Wing-cell Structure Design (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• High Performance Power MOSFETs by Wing-cell Structure Design (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• Device Linearity and Gate Voltage Swing Improvement by Al_Ga_As/In_Ga_As Double Doped-Channel Design (Joint Special Issue on Heterostructure Microelectronics with TWHM 2000)
• Nitrogen Induced Extrinsic States (NIES) in Effective Work Function Instability of TiN_x/SiO_2 and TiN_x/HfO_2 Gate Stacks
• High Ruggedness Power MOSFET Design by a Self-Align p^+ Process(Power Devices, Fundamental and Application of Advanced Semiconductor Devices)
• A Novel High Ruggedness Power MOSFET With a Planar Oxide Deep P+ Implant Structure
• InGaP/InGaAs DCFETs with Drain and Source Recess Process
• High Ruggedness Power MOSFET Design by a Self-Align P+ Process(Session A7 High Power Devices)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
• Boron Penetration study of P channel Power MOSFET for Low Gate Driving Application(Session B5 Si-Devices I)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
• High Ruggedness Power MOSFET Design by a Self-Align P+ Process(Session A7 High Power Devices)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
• Boron Penetration study of P channel Power MOSFET for Low Gate Driving Application(Session B5 Si-Devices I)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
• Boron Penetration study of P channel Power MOSFET for Low Gate Driving Application
• A Novel Power MOSFET Structure with Split P-well and Split Poly Design
• A Novel Power MOSFET Structure with Split P-well and Split Poly Design
• Excellent Au/Ge/Pd Ohmic Contacts to n-type GaAs Using Mo/Ti as the Diffusion Barrier
• High-Performance Au/Ti/Ge/Pd Ohmic Contacts on n-Type In_Ga_P
• The Analysis of the Floating Field Limiting Ring and Field Plate(Session6: Power Devices)
• Improvement of the Leakage by Second Thermal Oxidation Process Power Trench Gate MOSFET(Session6: Power Devices)
• The Analysis of the Floating Field Limiting Ring and Field Plate(Session6: Power Devices)
• Improvement of the Leakage by Second Thermal Oxidation Process Power Trench Gate MOSFET(Session6: Power Devices)
• Low gate leakage current HEMTs by a new airbridge gate and a liquid oxidization surface (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Low gate leakage current HEMTs by a new airbridge gate and a liquid oxidization surface (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Improved Gate Leakage and Microwave Power Performance by Inserting A Thin Praseodymium Gate Metal Layer in AlGaAs/InGaAs Doped-Channel Field Effect Transistors
• High Power Density and Large Voltage Swing of Enhancement-Mode Al_Ga_As/InGaAs Pseudomorphic High Electron Mobility Transistor for 3.5 V L-Band Applications
• High Power In_0.49Ga_0.51P/In_0.15Ga_0.85As Heterostructure Doped-Channel FETs (Joint Special Issue on Heterostructure Microelectronics with TWHM 2000)
• The Study of Drain Alloy Time and Temperature for Antimony Substrate Vertical High Voltage Power MOSFETs(Session 6B Power Devices,AWAD2006)
• The Study of Drain Alloy Time and Temperature for Antimony Substrate Vertical High Voltage Power MOSFETs(Session 6B Power Devices,AWAD2006)
• Improved CMOS Microwave Linearity Based on the Modified Large-Signal BSIM Model(Semiconductor Materials and Devices)
• Improved CMOS Microwave Linearity Based on the Modified Large-Signal BSIM Model
• High performance bottom-gated poly-Si thin film transistors employing novel extended metal-pad (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• High performance bottom-gated poly-Si thin film transistors employing novel extended metal-pad (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Low switching loss power MOSFET with dual gate structure (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Low switching loss power MOSFET with dual gate structure (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Simple Analytical Model of CMOS Transimpedance Amplifier to Enhance Operational Bandwidth(Lasers, Quantum Electronics)
• Improved Gate Leakage and Microwave Power Performance by Inserting A Thin Praseodymium Gate Metal Layer in AlGaAs/InGaAs Doped-Channel Field Effect Transistors

もっと見る 閉じる

スポンサーリンク