Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
スポンサーリンク
概要
- 論文の詳細を見る
The principles for good design of battery-aware voltage scheduling algorithms for both aperiodic and periodic task sets on dynamic voltage scaling (DVS) systems are presented. The proposed algorithms are based on greedy heuristics suggested by several battery characteristics and Lagrange multipliers. To construct the proposed algorithms, we use the battery characteristics in the early stage of scheduling more properly. As a consequence, the proposed algorithms show superior results on synthetic examples of periodic and aperiodic tasks from the task sets which are excerpted from the comparative work, on uni- and multi-processor platforms, respectively. In particular, for some large task sets, the proposed algorithms enable previously unschedulable task sets due to battery exhaustion to be schedulable.
- 2010-10-01
著者
-
Zeng Gang
Graduate School Of Information Science Nagoya University
-
YOKOYAMA Tetsuo
Department of Neurosurgery, Hamamatsu University School of Medicine
-
Takada Hiroaki
Graduate School Of Information Science Nagoya University
-
Takada Hiroaki
Department Of Electrical Engineering Chiba University
-
Yokoyama Tetsuo
Graduate School of Information Science, Nagoya University
-
Tomiyama Hiroyuki
Graduate School Of Information Science Nagoya University
-
Tomiyama Hiroyuki
College Of Science And Engineering Ritsumeikan University
-
Yokoyama Tetsuo
Department Of Software Engineering Nanzan University
-
Yokoyama Tetsuo
Department Of Neurosurgery Hamamatsu University School Of Medicine
-
ZENG Gang
College of Science and Engineering, Ritsumeikan University
関連論文
- A realization of RPC in embedded component systems (システムLSI設計技術・組込みシステム・組込技術とネットワークに関するワークショップETNET2008)
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
- Unilateral Sensori-neural Hearing Disturbance Caused by Intramedullary Cerebellar Tumors : Three Case Report
- Petrous Bone Meningioma Originating from the Jugular Foramen : Case Report
- Visual Evoked Potential Guidance for Posteroventral Pallidotomy in Parkinson's Disease
- Cerebellar Ganglioglioma : Case Report
- Post-irradiation Vasculopathy of Intracranial Major Arteries in Children : Report of Two Cases
- Lipoma in the Cerebellopontine Angle : Case Report
- Integrated Scheduling in a Real-Time Embedded Hypervisor
- Which factor is most reliable to indicate postoperative endocrinological cure in Cushing's disease?
- Long-term follow-up of post-operative endocrinological results in Cushing's disease
- Instruction Schecduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches (Special Section on VLSI Design and CAD Algorithms)
- Language and Compiler for Optimizing Datapath Widths of Embedded Systems (Special Section on VLSI Design and CAD Algorithms)
- Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
- Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
- A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- A realization of RPC in embedded component systems (コンピュータシステム・組込技術とネットワークに関するワークショップETNET2008)
- A realization of RPC in embedded component systems (ディペンダブルコンピューティング・組込技術とネットワークに関するワークショップETNET2008)
- Surgical Strategy for Spondylodiscitis Due to Candida Albicans in an Immunocompromised Host
- Intracerebral Hemorrhage From a Ruptured Pseudoaneurysm After STA-MCA Anastomosis : Case Report
- Preoperative Hyponatremia as a Clinical Characteristic in Elderly Patients With Large Pituitary Tumor
- Surgical Indications for and Limitations of Staged Transsphenoidal Surgery for Large Pituitary Tumors
- Epidermoid Tumor in the Sphenoid Sinus : Case Report
- Subarachnoidal Abscess Associated with Bacterial Meningitis in Infants : Two Case Reports
- Memory Data Organization for Low-Energy Address Buses(Low-Power System LSI, IP and Related Technologies)
- Impacts of Compiler Optimizations on Address Bus Energy : An Empirical Study(VLSI Design Technology and CAD)
- Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
- An Effective GA-Based Scheduling Algorithm for FlexRay Systems
- Propagation Characteriristics of SAW on ZnO/AIN/GaAs-Substrate Structure : SAW and Communication Devices
- X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
- A Realization of RPC in Embedded Component Systems
- Post-troumatic Pituitory Apoplexy : Two Case Reports
- An Energy Optimization Framework for Embedded Applications
- An Energy Optimization Framework for Embedded Applications
- Short Latency Somatosensory Evoked Potentials in a Patient with a Cervical neurinoma : -Case Report-
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
- Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core(Dependable Computing)
- Basi-parallel Anatomical Scanning Magnetic Resonance Imaging in Patients With Bilateral Vertebrobasilar Artery Dissections : Case Report
- Low-Cost IP Core Test Using Tri-Template-Based Codes
- The Worst-Case Response Time Analysis for FIFO-based Offset Assigned CAN Messages
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- Integrated Scheduling for a Reliable Dual-OS Monitor
- Integrated Scheduling for a Reliable Dual-OS Monitor
- Embedded System Covalidation with RTOS Model and FPGA
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- A Generalized Framework for Energy Savings in Hard Real-Time Embedded Systems
- Worst Case Response Time Analysis for Messages in Controller Area Network with Gateway
- Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
- Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs