Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
スポンサーリンク
概要
- 論文の詳細を見る
In the design of an embedded system, an architecture of core processor strongly affects the performance and cost of the total system.This paper discusses a scalable processor architecture, called soft-core processor, which can be tuned for a target system.System designers can optimize several design parameters such as the datapath width and instruction set, and generate customized processors for their application.Design of Bung-DLX as a prototype of soft-core processor is presented in this paper.An experiment of system design using our processor has shown that the optimized processor chip area halves when the critical path delay is reduced to one third of the original one.
- 社団法人電子情報通信学会の論文
- 1998-09-25
著者
-
Yasuura Hiroto
The Department Of Computer Science And Communication Engineering Graduate School Of Information Scie
-
Yasuura Hiroto
The Authors Are With The Department Of Computer Science And Communication Engineering Graduate Schoo
-
NURPRASETYO Eko
The authors are with the Department of Computer Science and Communication Engineering, Graduate Scho
-
INOUE Akihiko
The authors are with the Department of Computer Science and Communication Engineering, Graduate Scho
-
TOMIYAMA Hiroyuki
The authors are with the Department of Computer Science and Communication Engineering, Graduate Scho
-
Tomiyama Hiroyuki
Graduate School Of Information Science Nagoya University
-
Tomiyama Hiroyuki
The Department Of Computer Science And Communication Engineering Graduate School Of Information Scie
-
Tomiyama Hiroyuki
The Interdisciplinary Graduate School Of Engineering Sciences Kyushu University
-
Inoue A
The Department Of Computer Science And Communication Engineering Graduate School Of Information Scie
-
Takada H
Graduate School Of Information Science Nagoya University
-
Tomiyama H
Department Of Information Engineering The Graduate School Of Information Science Nagoya University
-
Takada H
Department Of Information Engineering The Graduate School Of Information Science Nagoya University
-
Tomiyama H
Graduate School Of Information Science Nagoya University
-
Inoue Akihiko
The Authors Are With The Department Of Computer Science And Communication Engineering Kyushu Univers
-
Yasuura Hiroto
The Author Is With The Department Of Computer Science And Communication Engineering Graduate School
-
Nurprasetyo Eko
The Authors Are With The Department Of Computer Science And Communication Engineering Graduate Schoo
関連論文
- 緊密な産学連携に基づく自律的なICT人材育成の実践(情報システム教育コンテスト(3))
- Non-uniform Selective Way Cacheの動的制御による組込みプロセッサの省エネルギー化(消費電力,組込技術とネットワークに関するワークショップETNET2009)
- Non-uniform Selective Way Cacheの動的制御による組込みプロセッサの省エネルギー化(省エネ,組込技術とネットワークに関するワークショップETNET2009)
- 6U-6 ウェーブレットに基づく音声認証システムの精度向上にむけて(ネットワーク応用,学生セッション,ネットワーク)
- C-12-9 ゲーテッドフリップフロップの多ビット結合によるレジスタの低電力化(C-12.集積回路,一般セッション)
- シングルサイクルアクセス可能な二階層キャッシュアーキテクチャ(消費電力,組込技術とネットワークに関するワークショップETNET2009)
- シングルサイクルアクセス可能な二階層キャッシュアーキテクチャ(省エネ,組込技術とネットワークに関するワークショップETNET2009)
- AI-1-6 ディペンダブルVLSI設計技術への挑戦(AI-1.デイベンダブルVLSIに向けて,依頼シンポジウム,ソサイエティ企画)
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- システムLSI設計人材養成実践プログラムQUBEにおけるETSSの活用
- Non-uniform Selective Way Cacheの動的制御による組込みプロセッサの省エネルギー化(消費電力,組込技術とネットワークに関するワークショップETNET2009)
- Non-uniform Selective Way Cacheの動的制御による組込みプロセッサの省エネルギー化(省エネ,組込技術とネットワークに関するワークショップETNET2009)
- スキャンべース攻撃とその防御法に対する定量的なセキュリティ評価(ディペンダブル設計,デザインガイア2009-VLSI設計の新しい大地)
- スキャンベース攻撃とその防御法に対する定量的なセキュリティ評価(ディペンダブル設計,デザインガイア2009-VLSI設計の新しい大地-)
- 算術演算器を含む回路に対する高速なソフトエラー率評価手法(ディペンダブルコンピュータシステムとセキュリティ技術及び一般)
- 算術演算器を含む回路に対する高速なソフトエラー率評価手法(ディペンダブルコンピュータシステムとセキュリティ技術及び一般)
- シングルサイクルアクセス可能な二階層キャッシュアーキテクチャ(消費電力,組込技術とネットワークに関するワークショップETNET2009)
- シングルサイクルアクセス可能な二階層キャッシュアーキテクチャ(省エネ,組込技術とネットワークに関するワークショップETNET2009)
- RC-011 仮想キューによる高性能ハードウエアRTOSの実現(C分野:ハードウェア・アーキテクチャ,査読付き論文)
- Instruction Schecduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches (Special Section on VLSI Design and CAD Algorithms)
- Language and Compiler for Optimizing Datapath Widths of Embedded Systems (Special Section on VLSI Design and CAD Algorithms)
- Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
- Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
- A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Memory Data Organization for Low-Energy Address Buses(Low-Power System LSI, IP and Related Technologies)
- Impacts of Compiler Optimizations on Address Bus Energy : An Empirical Study(VLSI Design Technology and CAD)
- Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
- An Effective GA-Based Scheduling Algorithm for FlexRay Systems
- A front-end for better behavioral synthesis
- A front-end for better behavioral synthesis
- Analyzing and Reducing the Impact of Shorter Data Retention Time on the Performance of Merged DRAM/Logic LSIs(Special Issue on Novel VLSI Processor Architectures)
- Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
- Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Systm-MSPA Design of H.263+ Video Encoder/Decoder LSI for Videotelephony Applications(Special Section on VLSI Design and CAD Algorithms)
- Module Selection Using Manufacturing Information (Special Section on VLSI Design and CAD Algorithms)
- RTOSのハードウェア化によるソフトウェアベースTCP/IP処理の高速化と低消費電力化(回路理論,回路解析)
- Towards the System LSI Design Technology : Special Section on the 10th Anniversary of Trans. Fundamentals : Last Decade and 21st Century
- Optimization of Test Accesses with a Combined BIST and External Test Scheme(Special Section on VLSI Design and CAD Algorithms)
- A Test Methodology for Core-Based System LSIs (Special Section on VLSI Design and CAD Algorithms)
- LSIの信頼性評価指標の提案
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- Programmable Power Management Architecture for Power Reduction(Special Issue on Novel VLSI Processor Architectures)
- 超高速応答を実現するハードウェア割り込み処理機構(アーキテクチャと評価,デザインガイア2011-VLSI設計の新しい大地-)
- 超高速応答を実現するハードウェア割り込み処理機構(アーキテクチャと評価,デザインガイア2011-VLSI設計の新しい大地-)
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- Embedded System Covalidation with RTOS Model and FPGA
- Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis