A front-end for better behavioral synthesis
スポンサーリンク
概要
- 論文の詳細を見る
By allowing higher-level descriptions, behavioral synthesis helps to cope with the growing chips' complexity. However, its efficiency has never met the one of RTL synthesis. Our goal is to define a flow that can automatically convert such high-level specifications to ones that can be efficiently handled by synthesis tools. This flow can be seen as a front-end for those tools.
- 社団法人電子情報通信学会の論文
- 2002-11-21
著者
-
Gauthier Lovic
財団法人幅岡県産業・科学技術振興財団福岡知的クラスター研究所
-
Gauthier Lovic
Institute Of Systems & Information Technologies
-
Murakami Kazuaki
Kyushu
-
Tomiyama Hiroyuki
The Department Of Computer Science And Communication Engineering Graduate School Of Information Scie
-
Tomiyama Hiroyuki
The Interdisciplinary Graduate School Of Engineering Sciences Kyushu University
-
Tomiyama Hiroyuki
Institute Of Systems & Information Technologies
-
Devroye Natasha
Kyushu
-
Tomiyama H
Graduate School Of Information Science Nagoya University
-
MURAKAMI Kazuaki
Institute of Systems & Information Technologies/KYUSHU
-
Devroye Natasha
Institute of Systems & Information Technologies/Kyushu
関連論文
- Vulcan : Redefisの一実施例とそれへのユーザ機能実装例の紹介(システムI)(リコンフィギャラブルシステムにおける設計技術及び一般)(デザインガイア2004-VLSI設計の新しい大地を考える研究会-)
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
- Instruction Schecduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches (Special Section on VLSI Design and CAD Algorithms)
- Language and Compiler for Optimizing Datapath Widths of Embedded Systems (Special Section on VLSI Design and CAD Algorithms)
- Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
- Memory Data Organization for Low-Energy Address Buses(Low-Power System LSI, IP and Related Technologies)
- Technology Mapping Technique for Increasing Throughput of Character Projection Lithography(Lithography-Related Techniques,Fundamentals and Applications of Advanced Semiconductor Devices)
- Cell Library Development Methodology for Throughput Enhancement of Character Projection Equipment (CAD, VLSI Design Technology in the Sub-100nm Era)
- Test Architecture Optimization for System-on-a-Chip under Floorplanning Constraints(Test)(VLSI Design and CAD Algorithms)
- Impacts of Compiler Optimizations on Address Bus Energy : An Empirical Study(VLSI Design Technology and CAD)
- A front-end for better behavioral synthesis
- A front-end for better behavioral synthesis
- Redefis開発環境の概要 : 開発環境の概要とアプリケーション開発例(システムI)(リコンフィギャラブルシステムにおける設計技術及び一般)(デザインガイア2004-VLSI設計の新しい大地を考える研究会-)
- 命令セット再定義可能プロセッサ「Redefis」 : ユーザ機能の実装に適したSoCプラットフォームの提案(システムI)(リコンフィギャラブルシステムにおける設計技術及び一般)(デザインガイア2004-VLSI設計の新しい大地を考える研究会-)
- Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
- Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
- A Next-Generation Enterprise Server System with Advanced Cache Coherence Chips(VLSI Architecture for Communication/Server Systems,VLSI Technology toward Frontiers of New Market)
- Dynamically Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Module Selection Using Manufacturing Information (Special Section on VLSI Design and CAD Algorithms)
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- NSIM : An Interconnection Network Simulator for Extreme-Scale Parallel Computers