A Next-Generation Enterprise Server System with Advanced Cache Coherence Chips(VLSI Architecture for Communication/Server Systems,<Special Section>VLSI Technology toward Frontiers of New Market)

スポンサーリンク

概要

• 論文の詳細を見る

• Broadcast and synchronization techniques are used for cache coherence control in conventional larger scale snoop-based SMP systems. The penalty for synchronization is directly proportional to system size. Meanwhile, advances in LSI technology now enable placing a memory controller on a CPU die. The latency to access directly linked memory is drastically reduced by an on-die controller. Developing an enterprise server system with these CPUs allows us an opportunity to achieve higher performance. Though the penalty of synchronization is counted whenever a cache miss occurs, it is necessary to improve the coherence method to receive the full benefit of this effect. In this paper, we demonstrate a coherence directory organization that fits into DSM enterprise server systems. Originally, a directory-based method was adopted in high performance computing systems because of its huge scalability in comparison with snoop-based method. Though directory capacity miss and long directory access latency are the major problems of this method, the relaxed scalability requirement of enterprise servers is advantageous to us to solve these problems along with an advanced LSI technology. Our proposed directory solves both problems by implementing a full bit vector level map of the coherence directory on an LSI chip. Our experimental results validate that a system controlled by our proposed directory can surpass a snoop-based system in performance even without applying data localization optimization to an online transaction processing (OLTP) workload.

• 社団法人電子情報通信学会の論文
• 2007-10-01

著者

• Murakami Kazuaki

  Kyushu

• Katsuno Akira

  Fujitsu Laboratories Ltd.

• SAKAMOTO Mariko

  FUJITSU LIMITED

• SUGIZAKI Go

  FUJITSU LIMITED

• YOSHIDA Toshio

  FUJITSU LIMITED

• INOUE Aiichiro

  FUJITSU LIMITED

• INOUE Koji

  Kyushu University

• Sakamoto M

  Fujitsu Limited

関連論文

• Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
• Technology Mapping Technique for Increasing Throughput of Character Projection Lithography(Lithography-Related Techniques,Fundamentals and Applications of Advanced Semiconductor Devices)
• Cell Library Development Methodology for Throughput Enhancement of Character Projection Equipment (CAD, VLSI Design Technology in the Sub-100nm Era)
• Test Architecture Optimization for System-on-a-Chip under Floorplanning Constraints(Test)(VLSI Design and CAD Algorithms)
• A front-end for better behavioral synthesis
• A front-end for better behavioral synthesis
• A Next-Generation Enterprise Server System with Advanced Cache Coherence Chips(VLSI Architecture for Communication/Server Systems,VLSI Technology toward Frontiers of New Market)
• Dynamically Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs
• Design Development of SPARC64 V Microprocessor( Development of Advanced Computer Systems)
• NSIM : An Interconnection Network Simulator for Extreme-Scale Parallel Computers

スポンサーリンク