A Test Methodology for Core-Based System LSIs (Special Section on VLSI Design and CAD Algorithms)

概要

論文の詳細を見る
In this paper, we propose a test methodology for core-based system LSIs. Our test methodology aims to decrease testing time for core-based system LSIs. In our method, every vore is supplied with several sets of test vectors. Every set of test vectors guarantees sufficient fault coverage. Each set of test vectors consists of two parts. One is based on built-in self-test (BIST) and the other is based on external testing. These sets of test vectors are designed to have different ratio of BIST to external testing each other for every core. We can minimize testing time for core-based system LSIs by selecting from the given sets of test vectors for each core. The main contributions of this paper are summarized as follows.(i). BIST is efficiently combined with external testing to relax the limitation of the external primary inputs and outputs.(ii). External testing for one of cores and BISTs for the others are performed in parallel to reduce the total testing time.(iii). The testing time minimization problem for core-based system LSIs is formulated as a combinatiorial optimization problem to select the optimal set of test vectors from given sets of test vectors for each core.
社団法人電子情報通信学会の論文
1998-12-25