A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
スポンサーリンク
概要
- 論文の詳細を見る
A dynamic energy performance scaling (DEPS) framework has been proposed in previous work to explore application-specific energy-saving potential in hard real-time embedded systems. The framework employed static algorithm to select the optimal DEPS configuration off line because it assumed stable workload with worse case execution time (WCET) requirement. However, workload usually exhibits fluctuant in practice due to data dependence, which results in early completion over WCET. To take advantage of the runtime slack for additional energy savings, a dynamic algorithm is proposed for selecting the DEPS configurations with less energy consumption on line. Through a case study, its efficiency has been validated.
- 一般社団法人情報処理学会の論文
- 2007-12-04
著者
-
Zeng Gang
Graduate School Of Information Science Nagoya University
-
Zeng Gang
名大
-
Tomiyama Hiroyuki
名大
-
Takada Hiroaki
名大
-
Tomiyama Hiroyuki
Graduate School Of Information Science Nagoya University
-
Tomiyama Hiroyuki
College Of Science And Engineering Ritsumeikan University
関連論文
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
- Instruction Schecduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches (Special Section on VLSI Design and CAD Algorithms)
- Language and Compiler for Optimizing Datapath Widths of Embedded Systems (Special Section on VLSI Design and CAD Algorithms)
- Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
- Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
- A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Memory Data Organization for Low-Energy Address Buses(Low-Power System LSI, IP and Related Technologies)
- Impacts of Compiler Optimizations on Address Bus Energy : An Empirical Study(VLSI Design Technology and CAD)
- Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
- An Effective GA-Based Scheduling Algorithm for FlexRay Systems
- X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
- An Energy Optimization Framework for Embedded Applications
- An Energy Optimization Framework for Embedded Applications
- Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
- Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core(Dependable Computing)
- Low-Cost IP Core Test Using Tri-Template-Based Codes
- The Worst-Case Response Time Analysis for FIFO-based Offset Assigned CAN Messages
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- Embedded System Covalidation with RTOS Model and FPGA
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- A Generalized Framework for Energy Savings in Hard Real-Time Embedded Systems
- Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
- Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs