Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services
スポンサーリンク
概要
- 論文の詳細を見る
Generally there are periodic interrupt services such as periodic clock tick interrupts in the real-time embedded systems even though the system is in the idle state. To minimize the power consumption of idle state power management therefore should consider the effect of periodic interrupt services. In this paper we deal with this issue in two different cases. In case the periodic interrupt cannot be disabled we formulate the power consumption of idle state and propose static and dynamic approaches for the optimal frequency selection to save idle power. On the other hand in case the periodic interrupt can be disabled we propose the configurable clock tick to disable the interrupt service until the next task is released so that the processor can stay in the low power mode for longer time. The proposed approaches are implemented in a real-time OS; and its efficiency has been validated by theoretical calculations and actually measurements on an embedded processor.
- 一般社団法人情報処理学会の論文
- 2008-08-27
著者
-
Zeng Gang
Graduate School Of Information Science Nagoya University
-
Hiroaki Takada
Graduate School Of Information Science Nagoya University
-
Gang Zeng
Graduate School Of Engineering Nagoya University
-
Gang Zeng
Graduate School of Information Science Nagoya University
-
Hiroyuki Tomiyama
Graduate School of Information Science Nagoya University
関連論文
- Integrated Scheduling in a Real-Time Embedded Hypervisor
- Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
- A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
- X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
- An Energy Optimization Framework for Embedded Applications
- An Energy Optimization Framework for Embedded Applications
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- HW/SW Cosimulation Framework Based on Software Component System
- HW/SW Cosimulation Framework Based on Software Component System
- Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
- Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core(Dependable Computing)
- Low-Cost IP Core Test Using Tri-Template-Based Codes
- The Worst-Case Response Time Analysis for FIFO-based Offset Assigned CAN Messages
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- A Generalized Framework for Energy Savings in Hard Real-Time Embedded Systems
- Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
- A Fast Performance Estimation Framework for System-Level Design Space Exploration
- Embedded System Covalidation with RTOS Model and FPGA
- Partitioning and Allocation of Scratch-Pad Memory in Priority-Based Multi-Task Systems
- Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services