HW/SW Cosimulation Framework Based on Software Component System
スポンサーリンク
概要
- 論文の詳細を見る
As the size and complexity of software applications increase, software component systems are getting used due to its reusability, reduced time-to-market, and hence, reduced software production cost. This paper proposes SysTECS, a highly automated hardware/software (HW/SW) cosimulation framework which integrates a system-level design tool, SystemBuilder, and a software component system for embedded systems, TECS. In existing HW/SW codesign technologies, designers need to manually add or modify HW/SW communication sources (e.g., their size, direction, and allocator) in input behavioral descriptions, which is complex to specify. On the contrary, in SysTECS, the designers can design the overall system at higher abstraction level and have no need to specify the HW/SW communication in the input descriptions because TECS specifically defines the interface between components and the communication sources are automatically generated. This paper demonstrates the effectiveness of Sys- TECS through a case study with an SHA application.
- 2011-03-11
著者
-
Hiroyuki Tomiyama
Ritsumeikan University
-
Shinya Honda
Graduate School of Information Science, Nagoya University
-
Shinya Honda
Graduate School Of Information Science Nagoya University
-
Hiroaki Takada
Graduate School Of Information Science Nagoya University
-
Takuya Azumi
Ritsumeikan University
-
Takuya Azumi
Colleage of Information Science and Engineering, Ritsumeikan University
関連論文
- Simultaneous Allocation and Binding Considering Multiplexers in High-Level Synthesis
- Integrated Scheduling in a Real-Time Embedded Hypervisor
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
- An Energy Optimization Framework for Embedded Applications
- An Energy Optimization Framework for Embedded Applications
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- HW/SW Cosimulation Framework Based on Software Component System
- HW/SW Cosimulation Framework Based on Software Component System
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Soft Error-Aware Scheduling in High-Level Synthesis
- Soft Error-Aware Scheduling in High-Level Synthesis
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- A Generalized Framework for Energy Savings in Hard Real-Time Embedded Systems
- Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
- A Fast Performance Estimation Framework for System-Level Design Space Exploration
- Embedded System Covalidation with RTOS Model and FPGA
- Partitioning and Allocation of Scratch-Pad Memory in Priority-Based Multi-Task Systems
- Message from the Editor-in-Chief
- Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services