Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)

スポンサーリンク

概要

• 論文の詳細を見る

• A task migration method is proposed for energy savings in multiprocessor real-time systems. The method is based on the portioned scheduling technique which classifies each task into a fixed task or a migratable task. The energy-optimal migration with specified parameters is formulated as a linear programming problem,and a simple solution is given. Then,the method is extended to more general case with a complete migration algorithm. Its effectiveness is evaluated through simulation studies. Simulation results on two commercial processor models show that the method achieves significant energy savings over existing methods in case of medial and low system utilization.

• 社団法人電子情報通信学会の論文
• 2009-05-13

著者

• Zeng Gang

  Graduate School Of Information Science Nagoya University

• Tomiyama Hiroyuki

  Graduate School of Information Science, Nagoya University

• Takada Hiroaki

  Graduate School of Information Science, Nagoya University

• Takada Hiroaki

  Graduate School Of Information Science Nagoya University

• Kato Shinpei

  Graduate School of Information Science and Technology, The University of Tokyo

• Yokoyama Tetsuo

  Graduate School of Information Science, Nagoya University

• Tomiyama Hiroyuki

  Graduate School Of Information Science Nagoya University

• Kato Shinpei

  Graduate School Of Information Science And Technology The University Of Tokyo

• Tomiyama Hiroyuki

  College Of Science And Engineering Ritsumeikan University

• Yokoyama Tetsuo

  Department Of Software Engineering Nanzan University

• Zeng Gang

  Graduate School of Engineering, Nagoya University

関連論文

• A realization of RPC in embedded component systems (システムLSI設計技術・組込みシステム・組込技術とネットワークに関するワークショップETNET2008)
• Embedded System Covalidation with RTOS Model and FPGA
• Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
• Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
• Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
• Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
• Integrated Scheduling in a Real-Time Embedded Hypervisor
• Instruction Schecduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches (Special Section on VLSI Design and CAD Algorithms)
• Language and Compiler for Optimizing Datapath Widths of Embedded Systems (Special Section on VLSI Design and CAD Algorithms)
• Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
• Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
• A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• A realization of RPC in embedded component systems (コンピュータシステム・組込技術とネットワークに関するワークショップETNET2008)
• A realization of RPC in embedded component systems (ディペンダブルコンピューティング・組込技術とネットワークに関するワークショップETNET2008)
• Memory Data Organization for Low-Energy Address Buses(Low-Power System LSI, IP and Related Technologies)
• Impacts of Compiler Optimizations on Address Bus Energy : An Empirical Study(VLSI Design Technology and CAD)
• Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
• An Effective GA-Based Scheduling Algorithm for FlexRay Systems
• X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
• A Realization of RPC in Embedded Component Systems
• An Energy Optimization Framework for Embedded Applications
• An Energy Optimization Framework for Embedded Applications
• Inter-OS Communications for a Real-Time Dual-OS Monitor
• Inter-OS Communications for a Real-Time Dual-OS Monitor
• Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
• Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
• Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
• Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
• Function Call Optimization for Efficient Behavioral Synthesis
• An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
• RTOS-Centric Cosimulator for Embedded System Design
• Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
• Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
• Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core(Dependable Computing)
• Low-Cost IP Core Test Using Tri-Template-Based Codes
• The Worst-Case Response Time Analysis for FIFO-based Offset Assigned CAN Messages
• Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
• Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems
• A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
• Integrated Scheduling for a Reliable Dual-OS Monitor
• Integrated Scheduling for a Reliable Dual-OS Monitor
• Embedded System Covalidation with RTOS Model and FPGA
• Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
• Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
• A Generalized Framework for Energy Savings in Hard Real-Time Embedded Systems
• Worst Case Response Time Analysis for Messages in Controller Area Network with Gateway
• Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
• Dynamic Power Management for Embedded System Idle State in the Presence of Periodic Interrupt Services
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs

もっと見る 閉じる

スポンサーリンク