Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model

スポンサーリンク

概要

• 論文の詳細を見る

• A task that suspends itself to wait for an I/O completion or to wait for an event from another node in distributed environments is called an I/O blocking task. Conventional hard real-time scheduling theories use framework of rate monotonic analysis (RMA) to schedule such I/O blocking tasks. However, most of them are pessimistic. In this paper, we propose effective algorithms that can schedule a task set which has I/O blocking tasks under dynamic priority assignment. We present a new critical instant theorem for the multi-frame task set under dynamic priority assignment. The schedulability is analyzed under the new critical instant theorem. For the schedulability analysis, this paper presents saturation summation which is used to calculate the maximum interference function (MIF). With saturation summation, the schedulability of a task set having I/O blocking tasks can be analyzed more accurately. We propose an algorithm which is called Frame Laxity Monotonic Scheduling (FLMS). A genetic algorithm (GA) is also applied. From our experiments, we can conclude that FLMS can significantly reduce the calculation time, and GA can improve task schedulability ratio more than is possible with FLMS.

• （社）電子情報通信学会の論文
• 2009-07-01

著者

• Tomiyama Hiroyuki

  Graduate School of Information Science, Nagoya University

• Takada Hiroaki

  Graduate School of Information Science, Nagoya University

• Takada Hiroaki

  Graduate School Of Information Science Nagoya University

• Tomiyama Hiroyuki

  Graduate School Of Information Science Nagoya University

• DING Shan

  College of Information Science and Engineering, Northeastern University

• Ding Shan

  College Of Information Science And Engineering Northeastern University

• Tomiyama Hiroyuki

  College Of Science And Engineering Ritsumeikan University

• Takada Hiroaki

  College of Science and Engineering, Ritsumeikan University

• DING Shan

  Graduate School of Information Science, Nagoya University

関連論文

• A realization of RPC in embedded component systems (システムLSI設計技術・組込みシステム・組込技術とネットワークに関するワークショップETNET2008)
• Embedded System Covalidation with RTOS Model and FPGA
• Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
• Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
• Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
• Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
• Integrated Scheduling in a Real-Time Embedded Hypervisor
• Instruction Schecduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches (Special Section on VLSI Design and CAD Algorithms)
• Language and Compiler for Optimizing Datapath Widths of Embedded Systems (Special Section on VLSI Design and CAD Algorithms)
• Soft-Core Processor Architecture for Embedded System Design(Special Issue on Novel VLSI Processor Architectures)
• Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
• A dynamic algorithm for energy savings in DEPS framework (組込みシステム)
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• A realization of RPC in embedded component systems (コンピュータシステム・組込技術とネットワークに関するワークショップETNET2008)
• A realization of RPC in embedded component systems (ディペンダブルコンピューティング・組込技術とネットワークに関するワークショップETNET2008)
• Memory Data Organization for Low-Energy Address Buses(Low-Power System LSI, IP and Related Technologies)
• Impacts of Compiler Optimizations on Address Bus Energy : An Empirical Study(VLSI Design Technology and CAD)
• Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
• An Effective GA-Based Scheduling Algorithm for FlexRay Systems
• A Realization of RPC in Embedded Component Systems
• Inter-OS Communications for a Real-Time Dual-OS Monitor
• Inter-OS Communications for a Real-Time Dual-OS Monitor
• Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
• Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
• Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
• Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
• Function Call Optimization for Efficient Behavioral Synthesis
• An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
• RTOS-Centric Cosimulator for Embedded System Design
• Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
• Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
• Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
• Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems
• A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
• Integrated Scheduling for a Reliable Dual-OS Monitor
• Integrated Scheduling for a Reliable Dual-OS Monitor
• Embedded System Covalidation with RTOS Model and FPGA
• Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
• Worst Case Response Time Analysis for Messages in Controller Area Network with Gateway
• Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs

もっと見る 閉じる

スポンサーリンク