Worst Case Response Time Analysis for Messages in Controller Area Network with Gateway

スポンサーリンク

概要

• 論文の詳細を見る

• In modern automobiles, Controller Area Network (CAN) has been widely used in different sub systems that are connected by using gateway. While a gateway is necessary to integrate different electronic sub systems, it brings challenges for the analysis of Worst Case Response Time (WCRT) for CAN messages, which is critical from the safety point of view. In this paper, we first analyzed the challenges for WCRT analysis of messages in gateway-interconnected CANs. Then, based on the existing WCRT analysis method proposed for one single CAN, a new WCRT analysis method that uses two new definitions to analyze the interfering delay of sporadically arriving gateway messages is proposed for non-gateway messages. Furthermore, a division approach, where the end-to-end WCRT analysis of gateway messages is transformed into the similar situation with that of non-gateway messages, is adopted for gateway messages. Finally, the proposed method is extended to include CANs with different bandwidths. The proposed method is proved to be safe, and experimental results demonstrated its effectiveness by comparing it with a full space searching based simulator and applying it to a real message set.

著者

• Takada Hiroaki

  Graduate School Of Information Science Nagoya University

• Chen Yang

  Graduate School Of Pharmaceutical Sciences Kyushu Universty

• Zeng Gang

  Graduate School of Engineering, Nagoya University

• KURACHI Ryo

  Graduate School of Information Science, Nagoya University

• XIE Yong

  Laboratory of Embedded Systems and Networking, Hunan University

• LI Renfa

  Laboratory of Embedded Systems and Networking, Hunan University

• CHEN Yang

  Graduate School of Information Science, Nagoya University

関連論文

• A realization of RPC in embedded component systems (システムLSI設計技術・組込みシステム・組込技術とネットワークに関するワークショップETNET2008)
• Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
• Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
• Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
• Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
• Integrated Scheduling in a Real-Time Embedded Hypervisor
• Hepatoprotective Aliphatic Glycosides from Three Goodyera Species
• Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• Power Management for Idle Time in the Presence of Periodic Interrupt Services
• A realization of RPC in embedded component systems (コンピュータシステム・組込技術とネットワークに関するワークショップETNET2008)
• A realization of RPC in embedded component systems (ディペンダブルコンピューティング・組込技術とネットワークに関するワークショップETNET2008)
• Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
• An Effective GA-Based Scheduling Algorithm for FlexRay Systems
• X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
• A Realization of RPC in Embedded Component Systems
• Inter-OS Communications for a Real-Time Dual-OS Monitor
• Inter-OS Communications for a Real-Time Dual-OS Monitor
• Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
• Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
• Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
• Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core(Dependable Computing)
• Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems
• A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
• Integrated Scheduling for a Reliable Dual-OS Monitor
• Integrated Scheduling for a Reliable Dual-OS Monitor
• Embedded System Covalidation with RTOS Model and FPGA
• Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
• Worst Case Response Time Analysis for Messages in Controller Area Network with Gateway
• Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
• A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs

もっと見る 閉じる

スポンサーリンク