Integrated Scheduling for a Reliable Dual-OS Monitor
スポンサーリンク
概要
- 論文の詳細を見る
Virtualization solutions aimed at the consolidation of a real-time operating system (RTOS) and a general-purpose operating system (GPOS) onto the same platform are gaining momentum as high-end embedded systems increase their computation power. Among them, the most extended approach for scheduling both operating systems consists of executing the GPOS only when the RTOS becomes idle. Although this approach can guarantee the real-time performance of the RTOS tasks and interrupt handlers, the responsiveness of GPOS time-sensitive activities is negatively affected when the RTOS contains compute-bound activities executing with low priority. In this paper, we modify a reliable hardware-assisted dual-OS virtualization technique to implement an integrated scheduling architecture where the execution priority level of the GPOS and RTOS activities can be mixed with high granularity. The evaluation results show that the proposed approach is suitable for enhancing the responsiveness of the GPOS time-sensitive activities without compromising the reliability and real-time performance of the RTOS.
著者
-
Honda Shinya
Graduate School Of Information Science Nagoya University
-
Takada Hiroaki
Graduate School Of Information Science Nagoya University
-
SANGORRIN DANIEL
Graduate School of Information Science, Nagoya University
-
Sangorrin Daniel
Graduate School Of Information Science Nagoya University
関連論文
- A realization of RPC in embedded component systems (システムLSI設計技術・組込みシステム・組込技術とネットワークに関するワークショップETNET2008)
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- Efficient Design Space Exploration at System Level with Automatic Profiler Instrumentation
- Integrated Scheduling in a Real-Time Embedded Hypervisor
- Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- A realization of RPC in embedded component systems (コンピュータシステム・組込技術とネットワークに関するワークショップETNET2008)
- A realization of RPC in embedded component systems (ディペンダブルコンピューティング・組込技術とネットワークに関するワークショップETNET2008)
- Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
- An Effective GA-Based Scheduling Algorithm for FlexRay Systems
- A Realization of RPC in Embedded Component Systems
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- Inter-OS Communications for a Real-Time Dual-OS Monitor
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- A Fast Performance Estimation Framework for System-Level Design Space Exploration (System LSI Design Methodology Vol.5)
- Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- Integrated Scheduling for a Reliable Dual-OS Monitor
- Integrated Scheduling for a Reliable Dual-OS Monitor
- Embedded System Covalidation with RTOS Model and FPGA
- Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework
- A Fast Performance Estimation Framework for System-Level Design Space Exploration
- Worst Case Response Time Analysis for Messages in Controller Area Network with Gateway
- Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs