Embedded System Covalidation with RTOS Model and FPGA
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a software/hardware covalidation environment for embedded systems. Our covalidation environment consists of a simulation model of RTOS which fully supports services of ITRON, multiple hardware simulators, FPGA and a covalidation backplane. All of the simulators are executed concurrently with communication. The RTOS model can be executed on the host computer natively, therefore the software can be simulated much faster than on an instruction set simulator. FPGA can execute the hardware much faster than HDL simulators. With the RTOS model and FPGA, both application software and hardware can be validated in a short time. In the experiment, with using our covalidation environment, we perform covalidation of an MPEG4 decoder system and show the effectiveness of the covalidation environment.
著者
-
Shibata Seiya
Graduate School of Information Science, Nagoya University
-
Honda Shinya
Graduate School of Information Science, Nagoya University
-
Hara Yuko
Graduate School of Information Science, Nagoya University
-
Tomiyama Hiroyuki
Graduate School of Information Science, Nagoya University
-
Takada Hiroaki
Graduate School of Information Science, Nagoya University
関連論文
- A realization of RPC in embedded component systems (システムLSI設計技術・組込みシステム・組込技術とネットワークに関するワークショップETNET2008)
- Embedded System Covalidation with RTOS Model and FPGA
- Effective hardware task context switching in Virtex-4 FPGAs (VLSI設計技術)
- Effective hardware task context switching in Virtex-4 FPGAs (コンピュータシステム)
- Effective hardware task context switching in Virtex-4 FPGAs (リコンフィギャラブルシステム)
- Integrated Scheduling in a Real-Time Embedded Hypervisor
- Task migration for energy savings in multiprocessor real-time systems (VLSI設計技術)
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- Power Management for Idle Time in the Presence of Periodic Interrupt Services
- A realization of RPC in embedded component systems (コンピュータシステム・組込技術とネットワークに関するワークショップETNET2008)
- A realization of RPC in embedded component systems (ディペンダブルコンピューティング・組込技術とネットワークに関するワークショップETNET2008)
- Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model
- An Effective GA-Based Scheduling Algorithm for FlexRay Systems
- A Realization of RPC in Embedded Component Systems
- Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism
- Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis
- Function Call Optimization for Efficient Behavioral Synthesis
- An RTOS-Based Design and Validation Methodology for Embedded Systems(System Programs)
- RTOS-Centric Cosimulator for Embedded System Design
- Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
- Preemptive Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs : Hardware and Reconfiguration Layers
- A Fast Performance Estimation Framework for System-Level Design Space Exploration (System LSI Design Methodology Vol.5)
- A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs
- Embedded System Covalidation with RTOS Model and FPGA
- A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs