Random Number Generator with 0.3MHz Generation Rate using Non-Stoichiometric Si_xN MOSFET
スポンサーリンク
概要
- 論文の詳細を見る
- 2006-09-13
著者
-
UCHIDA Ken
Advanced LSI Technology Laboratory, Research & Development Center, Toshiba Corporation
-
OHBA Ryuji
Advanced LSI Technology Laboratory, Toshiba Corporation
-
MATSUMOTO Mari
Advanced LSI Technology Laboratory, Toshiba Corporation
-
YASUDA Shinichi
Advanced LSI Technology Laboratory, Toshiba Corporation
-
TANAMOTO Tetsufumi
Advanced LSI Technology Laboratory, Toshiba Corporation
-
FUJITA Shinobu
Advanced LSI Technology Laboratory, Toshiba Corporation
-
Matsumoto Mari
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Yasuda Shinichi
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Fujita Shinobu
Corporate R&d Center Toshiba Corporation
-
Fujita Shinobu
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Ohba R
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Uchida K
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Tanamoto Tetsufumi
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Uchida Ken
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Uchida Ken
Corporate R&d Center Toshiba Corporation
-
Ohba Ryuji
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Uchida Ken
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Fujita Shinobu
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Tanamoto Tetsufumi
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
関連論文
- Unified Roughness Scattering Model Incorporating Scattering Component Induced by Thickness Fluctuation in SOI MOSFETs
- Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits
- The effect of side-traps on ballistic transistor in Kondo regime
- Random Number Generator with 0.3MHz Generation Rate using Non-Stoichiometric Si_xN MOSFET
- Non-Volatile Doubly Stacked Si Dot Memory with Si Nano-Crystalline Layer
- Analysis of Electromagnetic Wave Scattering by a Conducting Thin Plate and Image Coefficient for Ray Tracing Method
- Analysis of Plane Wave Scattering by a Conducting Thin Plate and a Criterion for Ray Tracing Method
- Wiener-Hopf Solutions to Electromagnetic Wave Scattering by a Finite Conducting Thin Plate in Case of a Line Source
- Fano-Kondo effect in three quantum dots aiming at charge qubit measurement
- Measurement of Two-Qubit States using a Two-Island Single Electron Transistor
- Novel Si Quantum Memory Structure with Self-Aligned Stacked Nanocrystalline Dots
- Influence of Channel Depletion on the Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory
- Experimental Analysis of Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory
- Double Junction Tunnel using Si Nanocrystalline Layer for Nonvolatile Memory Devices
- Experimental Study of Uniaxial Stress Effects on Coulomb-limited Electron and Hole Mobility in Si-MOSFETs
- Power Consumption of Hybrid Circuits of Single-Electron Transistors and Complementary Metal-Oxide-Semiconductor Field-Effect Transistors
- SET/CMOS Hybrid for Future Low-Power LSI : Experimental Demonstration, Power Estimation, and Strategy for Its Reduction
- Challenge to new silicon devices
- High-Speed Magnetoresistive Random-Access Memory Random Number Generator Using Error-Correcting Code
- A Numerical Simulation of Low-Grazing-Angle Scattering from Ocean-Like Dielectric Surfaces
- Ray Tracing Analysis of Large-Scale Random Rough Surface Scattering and Delay Spread
- FVTD Simulation for Random Rough Dielectric Surface Scattering at Low Grazing Angle(Special Issue on Problems of Random Scattering and Electromagnetic Wave Sensing)
- Rough Surface and Delay Spread
- A New Design Scheme for Logic Circuits with Single Electron Transistors
- Monte Carlo Simulation of Sub-0.1μm Devices with Schottky Contact Model (Special lssue on SISPAD'99)
- The Effect of Side Traps on Ballistic Transistor in Kondo Regime
- Device Simulations in Coupled Floating-Gate Memories
- Unified Roughness Scattering Model Incorporating Scattering Component Induced by Thickness Fluctuations in Silicon-on-Insulator Metal–Oxide–Semiconductor Field-Effect Transistors
- Effects of Interface Resistance Asymmetry on Local and Non-local Magnetoresistance Structures
- Non-Stoichiometric SixN Metal–Oxide–Semiconductor Field-Effect Transistor for Compact Random Number Generator with 0.3 Mbit/s Generation Rate
- Effects of Interface Resistance Asymmetry on Local and Non-local Magnetoresistance Structures (Special Issue : Solid State Devices and Materials)