Device Simulations in Coupled Floating-Gate Memories
スポンサーリンク
概要
- 論文の詳細を見る
Two device simulations were carried out to investigate the possibilities of nano sized floating-gate memories. In the first simulation, we calculated the characteristics of coupled floating-gate devices based on a conventional simulator. We found that the memory performance is improved by coupling two floating gates. In the second simulation, we showed the possibility of using a quantum well structure embedded in the conventional floating-gate device and demonstrated that the resonant tunneling phenomenon is available in the Si/SiO2 system when it is coupled with conventional floating gates. We also established that high-$k$ materials are useful in improving device performance. Both are suitable candidates for nano sized very large scale integration (VLSI) devices.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-08-15
著者
-
Fujita Shinobu
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Tanamoto Tetsufumi
Advanced Lsi Technology Laboratory Toshiba Corporation
-
Ohba Ryuji
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Yasuda Shin-ichi
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Abe Keiko
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Yasuda Shin-ichi
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Fujita Shinobu
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Tanamoto Tetsufumi
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
-
Tanamoto Tetsufumi
Advanced LSI laboratory, Corporate R&D Center, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 212-8582, Japan
関連論文
- Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits
- The effect of side-traps on ballistic transistor in Kondo regime
- Random Number Generator with 0.3MHz Generation Rate using Non-Stoichiometric Si_xN MOSFET
- Non-Volatile Doubly Stacked Si Dot Memory with Si Nano-Crystalline Layer
- Novel Si Quantum Memory Structure with Self-Aligned Stacked Nanocrystalline Dots
- Influence of Channel Depletion on the Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory
- Experimental Analysis of Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory
- Double Junction Tunnel using Si Nanocrystalline Layer for Nonvolatile Memory Devices
- SET/CMOS Hybrid for Future Low-Power LSI : Experimental Demonstration, Power Estimation, and Strategy for Its Reduction
- The Effect of Side Traps on Ballistic Transistor in Kondo Regime
- Device Simulations in Coupled Floating-Gate Memories
- Effects of Interface Resistance Asymmetry on Local and Non-local Magnetoresistance Structures
- Non-Stoichiometric SixN Metal–Oxide–Semiconductor Field-Effect Transistor for Compact Random Number Generator with 0.3 Mbit/s Generation Rate
- Effects of Interface Resistance Asymmetry on Local and Non-local Magnetoresistance Structures (Special Issue : Solid State Devices and Materials)