New α-Particle Induced Soft Error Mechanism in a Three Dimensional Capacitor Cell
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes the new α-particle induced soft error mechanism, the Minority Carrier Outflow (MCO) effect, which may seriously affect the reliability of the scaled DRAMs with three dimensional capacitors. The MCO charge increases as the device size miniaturizes because of the three dimensional capacitor effect as below. As the device scales down, the storage node volume decreases which results in the higher minority carrier density in the storage node and larger outflow charge. Also as the device plan view miniaturizes, the stack capacitor height or trench depth does not scales down or even increases to keep the storage node capacitance, therefore the initially generated minority carrier becomes larger. A simple analytical MCO model is introduced to evaluate the MCO effect quantitatively. The model agrees well with the three dimensional device simulation. The MCO model predicts that the life time of the minority carrier in the storage node strongly affects the MCO charge, however, even when the life time is as small as the order of 100 ps, the MCO effect can be the major soft error mechanism.
- 1995-07-25
著者
-
MASUOKA Fujio
Research Institute of Electrical Communication, Tohoku University
-
Masuoka F
Tohoku Univ. Sendai Jpn
-
Masuoka Fujio
Research Institute Of Electrical Communication Tohoku University
-
Masuoka Fujio
The Reserch Institute Of Electrical Communication Tohoku University
-
WATANABE Shunji
Nikon Corporation
-
Masuoka F
Research Institute Of Electrical Communication Tohoku University
-
Watanabe Souichi
The Niigata Institute Of Technology
-
Matsunaga Jun'ichi
Microelectronics Engineering Laboratory Toshiba Corporation
-
Watanabe S
Fujitsu Lab. Ltd. Kawasaki‐shi Jpn
-
OOWAKI Yukihito
Research amp Development Center, ULSI Research Laboratories, Toshiba Corporation
-
OHUCHI Kazunori
Research amp Development Center, ULSI Research Laboratories, Toshiba Corporation
-
Oowaki Yukihito
Toshiba Research and Development Center, ULSI Laboratories
-
Mabuchi Keiji
Toshiba Research and Development Center, ULSI Laboratories
-
Watanabe Shigeyoshi
Toshiba Research and Development Center, ULSI Laboratories
-
Ohuchi Kazunori
Toshiba Research and Development Center, ULSI Laboratories
-
Oowaki Yukihito
Research Amp Development Center Ulsi Research Laboratories Toshiba Corporation
-
Oowaki Yukihito
Toshiba Corporation
-
Ohuchi Kazunori
Research Amp Development Center Ulsi Research Laboratories Toshiba Corporation
-
Mabuchi Keiji
Toshiba Research And Development Center Ulsi Laboratories
関連論文
- Near-field light detection by conservative and dissipative force modulation methods using a piezoelectric cantilever
- Decananometer Surrounding Gate Transistor (SGT) Scalability by Using an Intrinsically-Doped Body and Gate Work Function Engineering(Semiconductor Materials and Devices)
- Investigations of Nanoparticles by Scanning Near-Field Optical Microscopy Combined with Kelvin Probe Force Microscopy Using a Piezoelectric Cantilever
- Nanoscale Investigation of Optical and Electrical Properties by Dynamic-Mode Atomic Force Microscopy Using a Piezoelectric Cantilever
- Investigations of Local Surface Properties by SNOM Combined with KFM Using a PZT Cantilever(Special Issue on Near-Field Optics and Its Applications)
- Investigation of Nonswitching Regions in Ferroelectric Thin Films Using Scanning Force Microscopy
- Module-Wise Dynamic Voltage and Frequency Scaling for a 90nm H.264/MPEG-4 Codec LSI (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- A High Performance Voltage Down Converter (VDC) Using New Flexible Control Technology of Driving Current
- Evaluation of the Voltage Down Converter(VDC)with Low Ratio of consuming Current to Load Current in DC/AC Operation Mode
- High-Performance Buried-Gate Surrounding Gate Transistor for Future Three-Dimensional Devices
- An Analysis of Program and Erase Mechanisms for Floating Channel Type Surrounding Gate Transistor Flash Memory Cells(Semiconductor Materials and Devices)
- New Three-Dimensional High-Density Stacked-Surrounding Gate Transistor (S-SGT) Flash Memory Architecture Using Self-Aligned Interconnection Fabrication Technology without Photolithography Process for Tera-Bits and Beyond
- Buried Gate Type SGT Flash Memory(The IEICE Transactions (published in Japanese) Vol. J86-C, No.5 (Electronics))
- Influence of Silicon Wafer Loading Ambient on Chemical Composition and Thickness Uniformity of Sub-5-nm-Thick Oxide Films : Surfaces, Interfaces, and Films
- The Analysis of the Stacked-Surrounding Gate Transistor(S-SGT)DRAM for the High Speed and Low Voltage Operation
- New Write/Erase Operation Technology for Flash EEPROM Cells to Improve the Read Disturb Characteristics
- New Reduction Mechanism of the Stress Leakage Current Based on the Deactivation of Step Tunneling Sites for Thin Oxide Films
- An Analytic Steady-State Current-Voltage Characteristics of Short Channel Fully-Depleted Surrounding Gate Transistor (FD-SGT) (Special Issue on New Concept Device and Novel Architecture LSIs)
- An Accurate Model of Fully-Depleted Surrounding Gate Transistor (FD-SGT) (Special Issue on New Concept Device and Novel Architecture LSIs)
- A Novel Programming Method Using a Reverse Polarity Pulse in Flash EEPROMs (Special Issue on ULSI Memory Technology)
- New α-Particle Induced Soft Error Mechanism in a Three Dimensional Capacitor Cell
- Data Retention Characteristics of Flash Memory Cells after Write and Erase Cycling (Special Section on High Speed and High Density Multi Functional LSI Memories)
- A New Reverse Base Current (RBC) of the Bipolar Transistor Induced by Impact Ionization
- Forward Subchannel Control Scheme for TDD Multi-Carrier Mobile Communication System (Special Section on Multi-dimensional Mobile Information Networks)
- Two Dimensional Equalization Scheme of Orthogonal Coding Multi-Carrier CDMA(Special Section of Papers Selected from ITC-CSCC'97)
- Bit Error Rate Evaluation of Delay Time Control Scheme for Reverse Channel on Orthogonal Coding Multi-Carrier CDMA (Special Section on Mutli-dimensional Mobile Information Network)
- Folded Bitline Architecture for a Gigabit-Scale NAND DRAM (Special Issue on Circuit Technologies for Memory and Analog LSIs)
- Open/Folded Bit-Line Arrangement for Ultra-High-Density DRAM's (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- Standby/Active Mode Logic for Sub-1-V Operating ULSI Memory (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- EFFECT OF DIAZEPAM ON ISOLATION INDUCED ANXIEXTY SMALL WATER FISH MEDAKA, ORYZIAS LATIPES(Genetics & Behavior Biology and Ecology)(Proceedings of the Seventy-Third Annual Meeting of the Zoological Society of Japan)
- Anatomical and behavioral analysis of the functional localization in the dorsal telencephalon of small water fish Medaka(Physiology)(Proceeding of the Seventy-Third Annual Meeting of the Zoological Society of Japan)
- An Ultra Low Voltage SOI CMOS Pass-Gate Logic (Special Issue on SOI Devices and Their Process Technologies)
- A 250 mV Bit-Line Swing Scheme for 1-V Operating Gigabit Scale DRAMs (Special Issue on Low-Power LSI Technologies)
- Binocular vs. Monocular Pecking in Pigeons : An Analysis of Peck Location
- Multi-Probe Atomic Force Microscopy Using Piezoelectric Cantilevers
- Fabrication of Nanometer Silicon Pillars for Buried-Gate-Type Surrounding Gate Transistor by Silicon Quasi-Isotropic Etching
- Investigations of Nanoparticles by Scanning Near-Field Optical Microscopy Combined with Kelvin Probe Force Microscopy Using a Piezoelectric Cantilever
- New Three-Dimensional High-Density Stacked-Surrounding Gate Transistor (S-SGT) Flash Memory Architecture Using Self-Aligned Interconnection Fabrication Technology without Photolithography Process for Tera-Bits and Beyond
- Nanoscale Investigation of Optical and Electrical Properties by Dynamic-Mode Atomic Force Microscopy Using a Piezoelectric Cantilever