Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip

スポンサーリンク

概要

論文の詳細を見る
2013-03-01

著者

関連論文

2P2c-10 逐次最小2乗プレフィルタリングを用いるランダムアレイの最適時間反転集束法(ポスターセッション)
Current reused Colpitts VCO and frequency divider with quadrature outputs
Compositionally Bi-layered Formation of Interfacial Voids in a Porous Anodic Alumina Template Directly Formed on Si
2P2b-17 超音波顔識別システムの開発(ポスターセッション)
A Novel Fast-Lock-in Digitally Controlled Phase-Locked Loop
Discrimination of Type 2 diabetic patients from healthy controls by using metabonomics method based on their serum fatty acid profiles
Compiler Framework for Reconfigurable Computing Architecture
Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
Diagnosis of liver cancer using HPLC-based metabonomics avoiding false-positive result from hepatitis and hepatocirrhosis diseases
A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
Study on vibration effects of decked charge in bench blasting
A GC-based metabonomics investigation of type 2 diabetes by organic acids metabolic profile
Determination of urinary nucleosides by direct injection and coupled-column high-performance liquid chromatography
A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
CropNET : A Wireless Multimedia Sensor Network for Agricultural Monitoring
Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
An optimized QFP structure for use in radio frequency multi-chip module applications
Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC
Multi-Battery Scheduling for Battery-Powered DVS Systems
Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture
Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs
A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System
An improved timing monitor for deep dynamic voltage scaling system
A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
On-chip long-term jitter measurement for PLL based on undersampling technique
An Inductive-Coupling Interconnected Application-Specific 3D NoC Design
Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture
Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features
A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features

もっと見る

スポンサーリンク