Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
スポンサーリンク
概要
- 論文の詳細を見る
Coarse-grained reconfigurable architecture (CGRA) combines the performance of application-specific integrated circuits (ASICs) and the flexibility of general-purpose processors (GPPs), which is a promising solution for embedded systems. With the increasing complexity of reconfigurable resources (processing elements, routing cells, I/O blocks, etc.), the reconfiguration cost is becoming the performance bottleneck. The major reconfiguration cost comes from the frequent memory-read/write operations for transferring the configuration context from main memory to context buffer. To improve the overall performance, it is critical to reduce the amount of configuration context. In this paper, we propose a configuration context reduction method for CGRA. The proposed method exploits the structure correlation of computation tasks that are mapped onto CGRA and reduce the redundancies in configuration context. Experimental results show that the proposed method can averagely reduce the configuration context size up to 71% and speed up the execution up to 68%. The proposed method does not depend on any architectural feature and can be applied to CGRA with an arbitrary architecture.
- The Institute of Electronics, Information and Communication Engineersの論文
- 2012-02-01
著者
-
Yin Shouyi
Institute Of Microelectronics Tsinghua University
-
Liu Leibo
Institute Of Microelectronics Tsinghua University
-
Yin Chongyong
Institute Of Microelectronics Tsinghua University
-
Zhu Min
Institute Of Microelectronics Tsinghua University
-
Wei Shaojun
Institute Of Microelectronics Tsinghua University
関連論文
- Compiler Framework for Reconfigurable Computing Architecture
- A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
- Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
- CropNET : A Wireless Multimedia Sensor Network for Agricultural Monitoring
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC
- Multi-Battery Scheduling for Battery-Powered DVS Systems
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs
- Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System
- An Inductive-Coupling Interconnected Application-Specific 3D NoC Design
- Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture
- Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features