Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
スポンサーリンク
概要
- 論文の詳細を見る
- 2012-02-01
著者
-
Shi Longxing
National ASIC Center, Southeast University
-
Shi Longxing
National Asic System Engineering Research Center Southeast University
-
Cao Peng
National Asic System Engineering Technology Research Center Southeast University
-
Zhu Min
Institute Of Microelectronics Tsinghua University
-
LIU Xinning
National ASIC system Engineering Research Center, Southeast University
-
MEI Chen
National ASIC system Engineering Research Center, Southeast University
-
Mei Chen
National Asic System Engineering Research Center Southeast University
-
Liu Xinning
National Asic System Engineering Research Center Southeast University
-
Cao Peng
National Asic System Engineering Research Center Southeast University
-
Cao Peng
National ASIC system and research engineering center, Southeast University
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
- A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
- Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
- Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- An optimized QFP structure for use in radio frequency multi-chip module applications
- Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
- An improved timing monitor for deep dynamic voltage scaling system
- Dynamic Allocation of SPM Based on Time-Slotted Cache Conflict Graph for System Optimization
- A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
- The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
- VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip