An improved timing monitor for deep dynamic voltage scaling system
スポンサーリンク
概要
- 論文の詳細を見る
In the current Dynamic voltage scaling (DVS) integrated circuits, sufficient timing and voltage margins are typically wasted, because it is difficult to anticipate the exact amount by which the voltage or frequency should be scaled. The on-chip timing monitoring method is effective for this problem. In this paper, an improved timing monitor circuit with a fast error comparator is designed to detect and correct timing errors, and then it is used in a DVS system on 65nm CMOS technology for deep DVS. Post-layout simulation results show that the monitor performs well in different process corners with a wide voltage range and wide temperature range. Compared with the non-DVS circuit supplied by a fixed 1.2V voltage, our timing monitor based DVS system can save, on average, 33.4% dynamic power in different corners at the expense of 22.9% increased area.
著者
-
Shan Weiwei
National ASIC system and research engineering center, Southeast University
-
Cao Peng
National ASIC system and research engineering center, Southeast University
-
Gu Haolin
National ASIC system and research engineering center, Southeast University
-
Li Bo
Electrical and Computer Engineering Department, University of Maryland
-
Wu Xiaoqing
National ASIC system and research engineering center, Southeast University
-
Jin Haikun
National ASIC system and research engineering center, Southeast University
-
Guo Yintao
National ASIC system and research engineering center, Southeast University
関連論文
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- An improved timing monitor for deep dynamic voltage scaling system
- The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
- VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
- On-chip long-term jitter measurement for PLL based on undersampling technique
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip