On-chip long-term jitter measurement for PLL based on undersampling technique
スポンサーリンク
概要
- 論文の詳細を見る
An all-digital circuit for on-chip measuring the long-term jitter of Phase-Locked Loop (PLL) using the undersampling technique is presented in this paper. The circuit comprises the undersampling circuit, which samples the PLL output signal and the data analysis circuit, which calculates the statistical value of the jitter. The data statistics approach is based on accumulating data from multiple edge regions with cycle edge alignment, which is suitable for measuring the long-term jitter of PLL clock signal. The proposed built-in self-test (BIST) circuit can test the PLL output signal whose frequency is greater than 1GHz. And it can provide high measurement resolution that is up to 1 ps. The circuit was designed in Verilog, and fabricated in TSMC 130 nm CMOS process. Simulated results show the possibility of detecting 45 ps RMS long-term jitter of a 1GHz clock with less than 2% error.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
Cai Zhikuang
National Asic System Engineering Research Center Southeast University
-
Yang Jun
National Asic System Engineering Research Center Southeast University
-
Shan Weiwei
National ASIC system and research engineering center, Southeast University
-
XU Haobo
National ASIC System Engineering Research Center, Southeast University
-
QUE Shixuan
National ASIC System Engineering Research Center, Southeast University
関連論文
- 2P2c-10 逐次最小2乗プレフィルタリングを用いるランダムアレイの最適時間反転集束法(ポスターセッション)
- Compositionally Bi-layered Formation of Interfacial Voids in a Porous Anodic Alumina Template Directly Formed on Si
- 2P2b-17 超音波顔識別システムの開発(ポスターセッション)
- A Novel Fast-Lock-in Digitally Controlled Phase-Locked Loop
- Discrimination of Type 2 diabetic patients from healthy controls by using metabonomics method based on their serum fatty acid profiles
- Diagnosis of liver cancer using HPLC-based metabonomics avoiding false-positive result from hepatitis and hepatocirrhosis diseases
- A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
- Study on vibration effects of decked charge in bench blasting
- A GC-based metabonomics investigation of type 2 diabetes by organic acids metabolic profile
- Determination of urinary nucleosides by direct injection and coupled-column high-performance liquid chromatography
- An optimized QFP structure for use in radio frequency multi-chip module applications
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- An improved timing monitor for deep dynamic voltage scaling system
- A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
- The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
- VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
- On-chip long-term jitter measurement for PLL based on undersampling technique
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip