An optimized QFP structure for use in radio frequency multi-chip module applications
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents the design and demonstration of an optimized quad flat pack (QFP) structure for radio frequency (RF) multi-chip module (MCM) application. In order to reduce large impedance discontinuities in the low-cost QFP, a new design scheme with cascade coplanar transmission line structure built into the lead frame has been developed. The optimized structure is accurately modeled in 3D model by utilizing ANSYS HFSS. S-parameter is utilized to help in understanding the contributing to the optimized QFP structure. The analysis results indicate that the optimized QFP structure can be fully capable of supporting 5.8GHz RF MCM application.
著者
-
Wu Jianhui
National ASIC Center, Southeast University
-
Shi Longxing
National ASIC Center, Southeast University
-
Cai Zhikuang
National Asic System Engineering Research Center Southeast University
-
SUN Haiyan
National ASIC System Engineering Research Center, Southeast University
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- A Modified BP Algorithm for LDPC Decoding Based on Minimum Mean Square Error Criterion
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
- A CMOS voltage controlled oscillator topology for suppression of flicker noise up-conversion
- Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- An optimized QFP structure for use in radio frequency multi-chip module applications
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
- A 1.2V high conversion gain mixer with reused gm stage in 65 nm CMOS
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Secure Communication of the Multi-Antenna Channel Using Cooperative Relaying and Jamming
- A 2.4 GHz GaAs HBT stacked power amplifier with inductance compensation
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
- A Low-Power LDPC Decoder for Multimedia Wireless Sensor Networks
- A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
- On-chip long-term jitter measurement for PLL based on undersampling technique
- A MASH 1-1-1 ΔΣ time-to-digital converter based on two-stage time quantization
- A high-resolution stochastic time-to-digital converter with edge-interchange scheme
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip