A Low-Power LDPC Decoder for Multimedia Wireless Sensor Networks
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a low-power LDPC decoder that can be used in Multimedia Wireless Sensor Networks. Three low power design techniques are proposed in the decoder design: a layered decoding algorithm, a modified Benes network and a modified memory bypassing scheme. The proposed decoder is implemented in TSMC 0.13µm, 1.2V CMOS process. Experiments show that when the clock frequency is 32MHz, the power consumption of the proposed decoder is 38.4mW, the energy efficiency is 53.3pJ/bit/ite and the core area is 1.8mm2.
著者
-
Ji Xincun
National ASIC Center, Southeast University
-
Wu Jianhui
National ASIC Center, Southeast University
-
Zhang Meng
National Asic Research Center Southeast University
-
Xu Meng
National Asic Research Center Southeast University
-
JI Xincun
National ASIC Research Center, Southeast University, China
-
XU Meng
National ASIC Research Center, Southeast University, China
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- A Modified BP Algorithm for LDPC Decoding Based on Minimum Mean Square Error Criterion
- Duty Cycle Corrector for Pipelined ADC with Low Added Jitter
- A CMOS voltage controlled oscillator topology for suppression of flicker noise up-conversion
- An optimized QFP structure for use in radio frequency multi-chip module applications
- A 1.2V high conversion gain mixer with reused gm stage in 65 nm CMOS
- Secure Communication of the Multi-Antenna Channel Using Cooperative Relaying and Jamming
- A 2.4 GHz GaAs HBT stacked power amplifier with inductance compensation
- A Low-Power LDPC Decoder for Multimedia Wireless Sensor Networks
- A MASH 1-1-1 ΔΣ time-to-digital converter based on two-stage time quantization
- A high-resolution stochastic time-to-digital converter with edge-interchange scheme