Current reused Colpitts VCO and frequency divider with quadrature outputs
スポンサーリンク
概要
- 論文の詳細を見る
A low power current reused Colpitts VCO and divide-by-two circuit is proposed in 0.18µm CMOS technology. The divider is stacked on top of a common drain gm-boosted differential Colpitts VCO to share DC current. A capacitance neutralization technique is used to compensate the miller effect of the parasitic gate-drain capacitance Cgd in the VCO, and improves the generated negative resistance and phase noise performance. The Colpitts VCO works at 4.293-4.513GHz, and can provide 2.147-2.257GHz quadrature outputs through the stacked divide-by-two circuit. The VCO circuit exclude the output buffer consumes 2.8mA at 1.8V supply voltage. The measured phase noise is -109dBc/Hz at 1MHz offset frequency when the VCO output is 4.513GHz.
著者
-
Ji Xincun
National ASIC Center, Southeast University
-
Huang Fuqing
National ASIC Center, Southeast University
-
Wu Jianhui
National ASIC Center, Southeast University
-
Shi Longxing
National ASIC Center, Southeast University
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- A Modified BP Algorithm for LDPC Decoding Based on Minimum Mean Square Error Criterion
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
- A CMOS voltage controlled oscillator topology for suppression of flicker noise up-conversion
- Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- An optimized QFP structure for use in radio frequency multi-chip module applications
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
- A 1.2V high conversion gain mixer with reused gm stage in 65 nm CMOS
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Secure Communication of the Multi-Antenna Channel Using Cooperative Relaying and Jamming
- A 2.4 GHz GaAs HBT stacked power amplifier with inductance compensation
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
- A Low-Power LDPC Decoder for Multimedia Wireless Sensor Networks
- A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
- A MASH 1-1-1 ΔΣ time-to-digital converter based on two-stage time quantization
- A high-resolution stochastic time-to-digital converter with edge-interchange scheme
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip