A CMOS voltage controlled oscillator topology for suppression of flicker noise up-conversion
スポンサーリンク
概要
- 論文の詳細を見る
A CMOS voltage controlled oscillator (VCO) topology is proposed to suppress the flicker noise up-conversion, thus improving its close-in phase noise performance. The idea is based on a previous work relying on insertion of resistors in series with the conducting channel resistors of the complementary cross coupled pairs. The immunity of the loaded quality factor (Q) to the conducting channel resistors which are modulated by their flicker noise is enhanced, thus reducing the flicker noise up-conversion gain. In the proposed topology, the VCO oscillation amplitude is not degraded and the resistance is never constrained by the threshold voltage, which are problems of the previous topology. Meanwhile the number of resistors is halved, lowering circuit complexity. Two VCOs based on the previous topology and the proposed topology are designed in a 65nm CMOS process. Simulation results show the phase noise of the proposed VCO is improved by more than 4dB at 1kHz offset frequency and 2dB at 10kHz offset frequency over the whole 2.85GHz to 3.75GHz tuning range.
著者
-
Ji Xincun
National ASIC Center, Southeast University
-
Huang Fuqing
National ASIC Center, Southeast University
-
Wu Jianhui
National ASIC Center, Southeast University
-
Zhang Meng
National Asic Research Center Southeast University
-
Huang Fuqing
National ASIC System Engineering Research Center, Southeast University
-
Wang Zixuan
National ASIC System Engineering Research Center, Southeast University
-
Zhang Meng
National ASIC System Engineering Research Center, Southeast University
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- A Modified BP Algorithm for LDPC Decoding Based on Minimum Mean Square Error Criterion
- Duty Cycle Corrector for Pipelined ADC with Low Added Jitter
- A CMOS voltage controlled oscillator topology for suppression of flicker noise up-conversion
- An optimized QFP structure for use in radio frequency multi-chip module applications
- A 1.2V high conversion gain mixer with reused gm stage in 65 nm CMOS
- Secure Communication of the Multi-Antenna Channel Using Cooperative Relaying and Jamming
- A 2.4 GHz GaAs HBT stacked power amplifier with inductance compensation
- A Low-Power LDPC Decoder for Multimedia Wireless Sensor Networks
- A MASH 1-1-1 ΔΣ time-to-digital converter based on two-stage time quantization
- A high-resolution stochastic time-to-digital converter with edge-interchange scheme