Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
スポンサーリンク
概要
- 論文の詳細を見る
A new on-chip current sensing circuit suitable for step-down switch-mode power converters (SMPC) is presented in this paper. It can be used in a high speed SMPC. The sense voltage is quite accurate and temperature independent. The structure is very simple. Only eight transistors and a sensing resistor are used. This current sensing technique has been fabricated with a standard 0.5µm DPDM CMOS process. Experimental results show that the proposed circuit can work well in DC-DC converters such that the loading current can be managed through control theories.
- （社）電子情報通信学会の論文
- 2009-10-01
著者
-
Shi Longxing
National ASIC Center, Southeast University
-
Shi Longxing
National Asic System Engineering Center Of Southeast University
-
Xie Liang
National Asic System Engineering Center Of Southeast University
-
XIA Xiaojuan
National ASIC System Engineering Center of Southeast University
-
SUN Weifeng
National ASIC System Engineering Center of Southeast University
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
- Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- An optimized QFP structure for use in radio frequency multi-chip module applications
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
- VCCS Models of DPLEDMOS for PDP Data Driver IC
- A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
- Analytic Ldi/dt Effect Model Based on Float Ground in Plasma Display Panel Driver System
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip