A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures

スポンサーリンク

概要

論文の詳細を見る
2013-03-01

著者

関連論文

Current reused Colpitts VCO and frequency divider with quadrature outputs
Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
An optimized QFP structure for use in radio frequency multi-chip module applications
Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip

もっと見る

スポンサーリンク