Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
スポンサーリンク
概要
- 論文の詳細を見る
The line-based method has been one of the most commonly-used methods of hardware implementation of two-dimensional (2D) discrete wavelet transform (DWT). However, data buffer is required between the row DWT processor and the column DWT processor to solve the data flow mismatch, which increases the on-chip memory size and the output latency. Since the incompatible data flow is induced from the intrinsic property of adopted lifting-based algorithm, a decomposed lifting algorithm (DLA) is presented by rearranging the data path of lifting steps to ensure that image data is processed in raster scan manner in row processor and column processor. Theoretical analysis indicates that the precision issue of DLA outperforms other lifting-based algorithms in terms of round-off noise and internal word-length. A memory-efficient and high-performance line-based architecture is proposed based on DLA without the implementation of data buffer. For an N × M image, only 2N internal memory is required for 5/3 filter and 4N of that is required for 9/7 filter to perform 2D DWT, where N and M indicate the width and height of an image. Compared with related 2D DWT architectures, the size of on-chip memory is reduced significantly under the same arithmetic cost, memory bandwidth and timing constraint. This design was implemented in SMIC 0.18µm CMOS logic fabrication with 32kbits dual-port RAM and 20K equivalent 2-input NAND gates in a 1.00mm × 1.00mm die, which can process 512 × 512 image under 100MHz.
- （社）電子情報通信学会の論文
- 2009-08-01
著者
-
Shi Longxing
National ASIC Center, Southeast University
-
Wang Chao
National Asic System Engineering Technology Research Center Southeast University
-
Shi Longxing
National Asic System Engineering Technology Research Center Southeast University
-
CAO Peng
National ASIC System Engineering Technology Research Center, Southeast University
-
Cao Peng
National Asic System Engineering Technology Research Center Southeast University
-
Cao Peng
National Asic System Engineering Research Center Southeast University
-
Cao Peng
National ASIC system and research engineering center, Southeast University
関連論文
- Current reused Colpitts VCO and frequency divider with quadrature outputs
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
- Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- An optimized QFP structure for use in radio frequency multi-chip module applications
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Handling Deafness Problem of Scheduled Multi-Channel Polling MACs
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- A novel DC-12GHz variable gain amplifier in InGaP/GaAs HBT technology
- An improved timing monitor for deep dynamic voltage scaling system
- A wide-range and ultra fast-locking all-digital SAR DLL without harmonic-locking
- The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
- VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
- A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip