VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
スポンサーリンク
概要
- 論文の詳細を見る
S-box is a core component of many block cipher algorithms. A reconfigurable S-box based on look-up table (LUT) with memory-sharing is proposed in this paper. It uses a sharing memory to support different S-box operation modes (4 × 4, 6 × 4, and 8 × 8) for most of the block cipher algorithms as well as reduce memory size. It also supports high-speed pipeline structure of DES and Serpent. This new type of S-box is applied in a reconfigurable cryptographic coprocessor under 0.18μm CMOS process. It is also used in a DES circuit with 16 pipeline stages. Synthesis results show that it works at 100MHz frequency with flexibility of different modes and a reduced area compared to non-memory-sharing LUT method with equivalent sizes of different S-boxes.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
Zhang Xiao
Shanghai Jiaotong University
-
CAO Peng
National ASIC system Engineering Research Center, Southeast University
-
Fu Xingyuan
National ASIC System Engineering Research Center, Southeast University
-
Shan Weiwei
National ASIC system and research engineering center, Southeast University
-
Cao Peng
National ASIC system and research engineering center, Southeast University
-
Zhang Xiao
Shanghai Information Security Testing Evaluation and Certification Center
関連論文
- Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
- F-6-2-2 Crashworthiness Simulation and Structural Optimization of Commercial Vehicle
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- An improved timing monitor for deep dynamic voltage scaling system
- The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
- VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
- On-chip long-term jitter measurement for PLL based on undersampling technique
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip