The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture

スポンサーリンク

概要

• 論文の詳細を見る

• RCP (Reconfigurable Computing Processor) is intended to fill the gap between ASIC and GPP (General Purpose processor), which achieves much higher energy efficiency than GPP, while is much more flexible than ASIC. In this paper, one organization of on-chip data memory called LIBODM (LIfetime Based On-chip Data Memory) is proposed to reduce the reference delay for data and on-chip data memory size in RCP. In the LIBODM, the allocation of data is based on the data dependency. The data with low data dependency are stored off-chip to save the storage costs, while the data with high data dependency are stored on-chip to reduce the reference delay. Besides, in the LIBODM, the on-chip data are classified into two types, and the classification is based on the lifetime of data. For short lifetime data, they are preferred to be stored into FIFO to increase the reuse ratio of memory space naturally. For long lifetime data, they are preferred to be stored into RAM for several time references. The LIBODM has been testified in one CGRA (Coarse Grained Reconfigurable Architecture) called RPU (Reconfigurable Processing Unit), and two RPUs has been integrated in a RCP-REMUS_HP (High Performance version of Reconfigurable MUlti-media System) focused on video decoding. Thanks to the LIBODM, although the size of on-chip data memory in REMUS_HP is small, a high performance can still be achieved. Compared with XPP and ADRES, in REMUS_HP, the on-chip data memory size at same performance level is only 23.9% and 14.8%. REMUS_HP is implemented on a 48.9mm2 silicon with TSMC 65nm technology. Simulation shows that 1920*1088 @30fps can be achieved for H.264 high-profile decoding when exploiting a 200MHz working frequency. Compared with the high performance version of XPP, the performance is 150% boosted, while the energy efficiency is 17.59x boosted.

著者

• Yang Jun

  National Asic System Engineering Research Center Southeast University

• Cao Peng

  National ASIC system and research engineering center, Southeast University

• YIN Shouyi

  National Laboratory for Information Science and Technology and Institute of Microelectronics, Tsinghua University

• WANG Yansheng

  National Laboratory for Information Science and Technology and Institute of Microelectronics, Tsinghua University

• LIU Leibo

  National Laboratory for Information Science and Technology and Institute of Microelectronics, Tsinghua University

• ZHU Min

  National Laboratory for Information Science and Technology and Institute of Microelectronics, Tsinghua University

• WEI Shaojun

  National Laboratory for Information Science and Technology and Institute of Microelectronics, Tsinghua University

• YANG Jun

  National ASIC System Engineering Research Center, Southeast Univ.

関連論文

• 2P2c-10 逐次最小2乗プレフィルタリングを用いるランダムアレイの最適時間反転集束法(ポスターセッション)
• Compositionally Bi-layered Formation of Interfacial Voids in a Porous Anodic Alumina Template Directly Formed on Si
• 2P2b-17 超音波顔識別システムの開発(ポスターセッション)
• A Novel Fast-Lock-in Digitally Controlled Phase-Locked Loop
• Discrimination of Type 2 diabetic patients from healthy controls by using metabonomics method based on their serum fatty acid profiles
• Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm
• Diagnosis of liver cancer using HPLC-based metabonomics avoiding false-positive result from hepatitis and hepatocirrhosis diseases
• Study on vibration effects of decked charge in bench blasting
• A GC-based metabonomics investigation of type 2 diabetes by organic acids metabolic profile
• Determination of urinary nucleosides by direct injection and coupled-column high-performance liquid chromatography
• Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
• Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
• Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
• Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
• Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
• An improved timing monitor for deep dynamic voltage scaling system
• The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
• VLSI Design of a Reconfigurable S-box Based on Memory Sharing Method
• On-chip long-term jitter measurement for PLL based on undersampling technique
• Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip

もっと見る 閉じる

スポンサーリンク