A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
スポンサーリンク
概要
- 論文の詳細を見る
This paper introduces a cycle-accurate Simulator for a dynamically REconfigurable MUlti-media System, called SimREMUS. SimREMUS can either be used at transaction-level, which allows the modeling and simulation of higher-level hardware and embedded software, or at register transfer level, if the dynamic system behavior is desired to be observed at signal level. Trade-offs among a set of criteria that are frequently used to characterize the design of a reconfigurable computing system, such as granularity, programmability, configurability as well as architecture of processing elements and route modules etc., can be quickly evaluated. Moreover, a complete tool chain for SimREMUS, including compiler and debugger, is developed. SimREMUS could simulate 270k cycles per second for million gates SoC (System-on-a-Chip) and produced one H.264 1080p frame in 15 minutes, which might cost days on VCS (platform: CPU: E5200@ 2.5Ghz, RAM: 2.0GB). Simulation showed that 1080p@30fps of H.264 High Profile@ Level 4 can be achieved when exploiting a 200MHz working frequency on the VLSI architecture of REMUS.
- 2010-12-01
著者
-
Yin Shouyi
Institute Of Microelectronics Tsinghua University
-
Liu Leibo
Institute Of Microelectronics Tsinghua University
-
Yin Chongyong
Institute Of Microelectronics Tsinghua University
-
Zhu Min
Institute Of Microelectronics Tsinghua University
-
Wei Shaojun
Institute Of Microelectronics Tsinghua University
関連論文
- Compiler Framework for Reconfigurable Computing Architecture
- A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
- Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
- CropNET : A Wireless Multimedia Sensor Network for Agricultural Monitoring
- Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
- Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture
- Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC
- Multi-Battery Scheduling for Battery-Powered DVS Systems
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs
- Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System
- An Inductive-Coupling Interconnected Application-Specific 3D NoC Design
- Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture
- Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features